Inventor · disambiguated record
Gordon W. Priebe
Also filed as: PRIEBE GORDON W
12 granted patents·262 citations·filing 1985–2012
91Inventor score
Top patents by PatentIndex Score
12 records- 0182US5596539AMethod and apparatus for a low power self-timed memory control systemLSI LOGIC CORP·Filed 1995·Granted Jan 21, 1997·109 cites·31 claims
- 0275US5070296AIntegrated circuit interconnections testingHONEYWELL INC·Filed 1990·Granted Dec 3, 1991·41 cites·20 claims
- 0365US5608681AFast memory sense systemLSI LOGIC CORP·Filed 1996·Granted Mar 4, 1997·28 cites·27 claims
- 0462US5610573AMethod and apparatus for detecting assertion of multiple signalsLSI LOGIC CORP·Filed 1995·Granted Mar 11, 1997·19 cites·17 claims
- 0560US5604712AFast word line decoder for memory devicesLSI LOGIC CORP·Filed 1995·Granted Feb 18, 1997·22 cites·23 claims
- 0660US4648105ARegister circuit for transmitting and receiving serial dataMOTOROLA INC·Filed 1985·Granted Mar 3, 1987·23 cites·6 claims
- 0757US5748070AHigh speed method and apparatus for detecting assertion of multiple signalsLSI LOGIC CORP·Filed 1996·Granted May 5, 1998·15 cites·21 claims
- 0856US8264862B2Low power SRAM based content addressable memorySTEPHANI RICHARD J·Filed 2010·Granted Sep 11, 2012·2 cites·19 claims
- 0937US8850109B2Content addressable memory data clustering block architectureGROVER DAVID B·Filed 2011·Granted Sep 30, 2014·0 cites·18 claims
- 1036US8773942B2Segmented memory having power-saving modeLSI CORP·Filed 2012·Granted Jul 8, 2014·0 cites·11 claims
- 1132US5825212AHigh speed single ended bit line sense amplifierLSI LOGIC CORP·Filed 1996·Granted Oct 20, 1998·3 cites·11 claims
- 1225US8924835B2Content addressable memory continuous error detection with interleave parityLSI CORP·Filed 2012·Granted Dec 30, 2014·0 cites·13 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →