Inventor · disambiguated record
Manikandan Viswanath
Also filed as: VISWANATH MANIKANDAN
8 granted patents·2 pending applications·40 citations·filing 2007–2014
83Inventor score
Top patents by PatentIndex Score
10 records- 0186US8661391B1Spare cell insertion based on reachable state analysisIBM·Filed 2013·Granted Feb 25, 2014·11 cites·12 claims
- 0285US9298872B2Apportioning synthesis effort for better timing closureIBM·Filed 2014·Granted Mar 29, 2016·7 cites·21 claims
- 0379US7539968B2Iterative synthesis of an integrated circuit design for attaining power closure while maintaining existing design constraintsIBM·Filed 2007·Granted May 26, 2009·11 cites·7 claims
- 0469US7873923B2Power gating logic conesIBM·Filed 2008·Granted Jan 18, 2011·5 cites·14 claims
- 0567US8782589B1Soft pin insertion during physical designIBM·Filed 2013·Granted Jul 15, 2014·2 cites·25 claims
- 0663US8862417B2Systems and methods for determining adjustable wafer acceptance criteria based on chip characteristicsCHU ALBERT M·Filed 2011·Granted Oct 14, 2014·2 cites·20 claims
- 0760US7886253B2Design structure for performing iterative synthesis of an integrated circuit design to attain power closureIBM·Filed 2007·Granted Feb 8, 2011·2 cites·7 claims
- 0848US2011107291A1Design system and method that, during timing analysis, compensates for regional timing variationsIBM·Filed 2009·Application pending·0 cites
- 0946US8726210B2Optimizing timing critical paths by modulating systemic process variationCHU ALBERT M·Filed 2012·Granted May 13, 2014·0 cites·22 claims
- 1032US2008263489A1Method to identify and generate critical timing path test vectorsCANADA MILES G·Filed 2007·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →