Inventor · disambiguated record
William B. Simms
Also filed as: SIMMS WILLIAM B
9 granted patents·214 citations·filing 2003–2009
88Inventor score
Top patents by PatentIndex Score
9 records- 0197US7370132B1Logical-to-physical lane assignment to reduce clock power dissipation in a bus having a variable link widthNVIDIA CORP·Filed 2005·Granted May 6, 2008·65 cites·18 claims
- 0294US7188263B1Method and apparatus for controlling power state of a multi-lane serial bus link having a plurality of state transition detectors wherein powering down all the state transition detectors except oneNVIDIA CORP·Filed 2003·Granted Mar 6, 2007·123 cites·17 claims
- 0376US7519893B2Binary data encoding/decoding for parallel busNVIDIA CORP·Filed 2007·Granted Apr 14, 2009·7 cites·20 claims
- 0472US7574647B1Binary data encoding/decoding such as for communicating between computing platform components over a parallel interconnectNVIDIA CORP·Filed 2006·Granted Aug 11, 2009·5 cites·21 claims
- 0565US8724483B2Loopback configuration for bi-directional interfacesKU TING SHENG·Filed 2007·Granted May 13, 2014·5 cites·18 claims
- 0664US8453019B2Method and system for a free running strobe tolerant interfaceNEWCOMB RUSSELL·Filed 2007·Granted May 28, 2013·4 cites·21 claims
- 0762US8432019B2Techniques for capacitively coupling signals with an integrated circuitTSU WILLIAM P·Filed 2009·Granted Apr 30, 2013·2 cites·5 claims
- 0862US7694062B1System and apparatus for capacitively coupling signals with an integrated circuitNVIDIA CORP·Filed 2005·Granted Apr 6, 2010·2 cites·15 claims
- 0947US7519892B1Binary data encoding/decoding with error detection, such as for communicating between computing platform componentsNVIDIA CORP·Filed 2005·Granted Apr 14, 2009·1 cites·28 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →