Inventor · disambiguated record
Tadaaki Isobe
Also filed as: ISOBE TADAAKI
22 granted patents·680 citations·filing 1987–2000
97Inventor score
Top patents by PatentIndex Score
22 records- 0178US5968135AProcessing instructions up to load instruction after executing sync flag monitor instruction during plural processor shared memory store/load access synchronizationHITACHI LTD·Filed 1997·Granted Oct 19, 1999·105 cites·14 claims
- 0274US6266735B1Information processing systemHITACHI LTD·Filed 2000·Granted Jul 24, 2001·18 cites·23 claims
- 0371US5857110APriority control with concurrent switching of priorities of vector processors, for plural priority circuits for memory modules shared by the vector processorsHITACHI LTD·Filed 1996·Granted Jan 5, 1999·52 cites·25 claims
- 0471US5729550AData transmitter-receiverHITACHI LTD·Filed 1996·Granted Mar 17, 1998·54 cites·19 claims
- 0570US5602781AMemory device having a plurality of sets of data buffersHITACHI INC·Filed 1995·Granted Feb 11, 1997·31 cites·14 claims
- 0665US6263406B1Parallel processor synchronization and coherency control method and systemHITACHI LTD·Filed 1998·Granted Jul 17, 2001·60 cites·18 claims
- 0764US5617575AInterprocessor priority control system for multivector processorHITACHI LTD·Filed 1993·Granted Apr 1, 1997·36 cites·24 claims
- 0863US5392443AVector processor with a memory assigned with skewed addresses adapted for concurrent fetching of a number of vector elements belonging to the same vector dataHITACHI LTD·Filed 1992·Granted Feb 21, 1995·41 cites·43 claims
- 0961US5822605AParallel processor system with a broadcast message serializing circuit provided within a networkHITACHI LTD·Filed 1995·Granted Oct 13, 1998·41 cites·46 claims
- 1060US6078623AData transmission apparatus and methodHITACHI LTD·Filed 1995·Granted Jun 20, 2000·45 cites·8 claims
- 1159US4843543AStorage control method and apparatusHITACHI LTD·Filed 1987·Granted Jun 27, 1989·26 cites·10 claims
- 1257US6119150AMessage passing distributed shared memory system that eliminates unnecessary software controlled cache flushes or purgesHITACHI LTD·Filed 1997·Granted Sep 12, 2000·33 cites·6 claims
- 1352US5060148AControl system for vector processor with serialization instruction for memory accesses for pipeline operationHITACHI LTD·Filed 1987·Granted Oct 22, 1991·22 cites·5 claims
- 1450US5367654AMethod and apparatus for controlling storage in computer system utilizing forecasted access requests and priority decision circuitryHITACHI LTD·Filed 1989·Granted Nov 22, 1994·18 cites·18 claims
- 1547US6119199AInformation processing systemHITACHI LTD·Filed 1997·Granted Sep 12, 2000·9 cites·31 claims
- 1647US5787301AParallel computer systemHITACHI LTD·Filed 1995·Granted Jul 28, 1998·20 cites·5 claims
- 1747US5293602AMultiprocessor computer system with dedicated synchronizing cacheHITACHI LTD·Filed 1991·Granted Mar 8, 1994·20 cites·3 claims
- 1841US6336190B1Storage apparatusHITACHI LTD·Filed 1999·Granted Jan 1, 2002·17 cites·13 claims
- 1939US6430651B1Memory device for constituting a memory subsystem of a data processing apparatusHITACHI LTD·Filed 1999·Granted Aug 6, 2002·6 cites·11 claims
- 2039US5432920AStore control method with hierarchic priority scheme for computer systemHITACHI LTD·Filed 1991·Granted Jul 11, 1995·15 cites·11 claims
- 2135US5822329AData-transmitter-receiverHITACHI LTD·Filed 1997·Granted Oct 13, 1998·7 cites·6 claims
- 2230US5475849AMemory control device with vector processors and a scalar processorHITACHI LTD·Filed 1992·Granted Dec 12, 1995·4 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →