Inventor · disambiguated record
Joseba M. Desubijana
Also filed as: DESUBIJANA JOSEBA M · DESUBIJANA JOSEBA MIRENA
14 granted patents·2 pending applications·365 citations·filing 1988–2007
93Inventor score
Top patents by PatentIndex Score
16 records- 0189US5488702AData block check sequence generation and validation in a file cache systemUNISYS CORP·Filed 1994·Granted Jan 30, 1996·147 cites·20 claims
- 0284US5168555AInitial program load controlUNISYS CORP·Filed 1989·Granted Dec 1, 1992·83 cites·9 claims
- 0379US7219182B2Method and system for using an external bus controller in embedded disk controllersMARVELL INT LTD·Filed 2003·Granted May 15, 2007·18 cites·11 claims
- 0478US7080188B2Method and system for embedded disk controllersMARVELL INT LTD·Filed 2003·Granted Jul 18, 2006·17 cites·18 claims
- 0568US7099963B2Method and system for monitoring embedded disk controller componentsQLOGIC CORP·Filed 2003·Granted Aug 29, 2006·12 cites·15 claims
- 0662US7853747B2Method and system for using an external bus controller in embedded disk controllersMARVELL INT LTD·Filed 2007·Granted Dec 14, 2010·1 cites·31 claims
- 0754US5524218ADedicated point to point fiber optic interfaceUNISYS CORP·Filed 1993·Granted Jun 4, 1996·35 cites·22 claims
- 0854US4962501ABus data transmission verification systemUNISYS CORP·Filed 1988·Granted Oct 9, 1990·20 cites·6 claims
- 0950US2006230214A1Method and system for embedded disk controllersMARVELL INT LTD·Filed 2006·Application pending·0 cites
- 1048US2006129704A1Method and system for monitoring embedded disk controller componentsBYERS LARRY L·Filed 2005·Application pending·0 cites
- 1140US8788641B1Small form factor interface moduleDESUBIJANA JOSEBA M·Filed 2007·Granted Jul 22, 2014·0 cites·2 claims
- 1238US5142629ASystem for interconnecting MSUs to a computer systemUNISYS CORP·Filed 1989·Granted Aug 25, 1992·8 cites·10 claims
- 1335US5649096ABus request error detectionUNISYS CORP·Filed 1995·Granted Jul 15, 1997·10 cites·5 claims
- 1434US5423030ABus station abort detectionUNISYS CORP·Filed 1993·Granted Jun 6, 1995·6 cites·3 claims
- 1533US4953167AData bus enable verification logicUNISYS CORP·Filed 1988·Granted Aug 28, 1990·4 cites·7 claims
- 1632US5048024APartitioned parity check and regeneration circuitUNISYS CORP·Filed 1989·Granted Sep 10, 1991·4 cites·8 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →