Inventor · disambiguated record
Robert Milstrey
Also filed as: MILSTREY ROBERT · MILSTREY ROBERT G
19 granted patents·3 pending applications·87 citations·filing 2002–2021
93Inventor score
Top patents by PatentIndex Score
22 records- 0195US7664970B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2005·Granted Feb 16, 2010·38 cites·10 claims
- 0285US10739836B2System, apparatus and method for handshaking protocol for low power state transitionsINTEL CORP·Filed 2018·Granted Aug 11, 2020·4 cites·20 claims
- 0383US8707062B2Method and apparatus for powered off processor core modeJAHAGIRDAR SANJEEV·Filed 2010·Granted Apr 22, 2014·4 cites·20 claims
- 0479US11231731B2System, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processorINTEL CORP·Filed 2019·Granted Jan 25, 2022·2 cites·20 claims
- 0578US7111153B2Early data return indication mechanismINTEL CORP·Filed 2003·Granted Sep 19, 2006·20 cites·7 claims
- 0677US9841807B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2015·Granted Dec 12, 2017·1 cites·24 claims
- 0776US10732699B2Redundancy in distribution of voltage-frequency scaling parametersINTEL CORP·Filed 2018·Granted Aug 4, 2020·2 cites·14 claims
- 0876US9141180B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2015·Granted Sep 22, 2015·1 cites·6 claims
- 0975US9405688B2Method, apparatus, system for handling address conflicts in a distributed memory fabric architectureNAGARAJAN RAMADASS·Filed 2013·Granted Aug 2, 2016·6 cites·29 claims
- 1067US11669114B2System, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processorINTEL CORP·Filed 2021·Granted Jun 6, 2023·0 cites·20 claims
- 1164US9870044B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2016·Granted Jan 16, 2018·0 cites·21 claims
- 1264US7451295B2Early data return indication mechanism for data cache to detect readiness of data via an early data ready indication by scheduling, rescheduling, and replaying of requests in request queuesINTEL CORP·Filed 2006·Granted Nov 11, 2008·2 cites·11 claims
- 1363US9874925B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2015·Granted Jan 23, 2018·0 cites·5 claims
- 1463US9223389B2Method and apparatus for a zero voltage processorINTEL CORP·Filed 2014·Granted Dec 29, 2015·0 cites·19 claims
- 1563US9223390B2Method and apparatus for a zero voltage processorINTEL CORP·Filed 2014·Granted Dec 29, 2015·0 cites·19 claims
- 1662US9235258B2Method and apparatus for a zero voltage processorINTEL CORP·Filed 2014·Granted Jan 12, 2016·0 cites·18 claims
- 1760US7404047B2Method and apparatus to improve multi-CPU system performance for accesses to memoryINTEL CORP·Filed 2003·Granted Jul 22, 2008·7 cites·12 claims
- 1857US2013013945A1Method and apparatus for a zero voltage processor sleep stateJAHAGIRDAR SANJEEV·Filed 2012·Application pending·0 cites
- 1955US10901035B2Techniques in ensuring functional safety (fusa) systemsINTEL CORP·Filed 2019·Granted Jan 26, 2021·0 cites·17 claims
- 2055US2012072750A1Method and apparatus for a zero voltage processor sleep stateJAHAGIRDAR SANJEEV·Filed 2011·Application pending·0 cites
- 2153US2009043965A1Early data return indication mechanismKUTTANNA BELLIAPPA·Filed 2008·Application pending·0 cites
- 2244US6888777B2Address decodeINTEL CORP·Filed 2002·Granted May 3, 2005·0 cites·39 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →