Inventor · disambiguated record
Wilbur C. Vogley
Also filed as: VOGLEY WILBUR C · VOGLEY WILBUR CHRISTIAN
28 granted patents·2 pending applications·791 citations·filing 1994–2011
97Inventor score
Top patents by PatentIndex Score
30 records- 0198US5390149ASystem including a data processor, a synchronous dram, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1994·Granted Feb 14, 1995·237 cites·69 claims
- 0292US5615358ATime skewing arrangement for operating memory in synchronism with a data processorTEXAS INSTRUMENTS INC·Filed 1995·Granted Mar 25, 1997·159 cites·14 claims
- 0383US5572722ATime skewing arrangement for operating random access memory in synchronism with a data processorTEXAS INSTRUMENTS INC·Filed 1995·Granted Nov 5, 1996·78 cites·1 claims
- 0483US5560000ATime skewing arrangement for operating memory in synchronism with a data processorTEXAS INSTRUMENTS INC·Filed 1995·Granted Sep 24, 1996·81 cites·9 claims
- 0582US5587954ARandom access memory arranged for operating synchronously with a microprocessor and a system including a data processor, a synchronous DRAM, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1994·Granted Dec 24, 1996·31 cites·53 claims
- 0667US7925166B2Method and apparatus for phostonic stack system for vehicle control/senseVOGLEY WILBUR C·Filed 2006·Granted Apr 12, 2011·3 cites·9 claims
- 0767US6260106B1Synchronous data storage system having re-drive circuits for reduced signal line loadingTEXAS INSTRUMENTS INC·Filed 1999·Granted Jul 10, 2001·25 cites·11 claims
- 0865US5608896ATime skewing arrangement for operating memory devices in synchronism with a data processorTEXAS INSTRUMENTS INC·Filed 1995·Granted Mar 4, 1997·33 cites·6 claims
- 0964US7603040B2Chip to chip optic alleys and methodVOGLEY WILBUR C·Filed 2005·Granted Oct 13, 2009·3 cites·12 claims
- 1063US6617872B2Reduced cost, high speed integrated circuit test arrangementTEXAS INSTRUMENTS INC·Filed 2002·Granted Sep 9, 2003·10 cites·17 claims
- 1161US5808958ARandom access memory with latency arranged for operating synchronously with a micro processor and a system including a data processor, a synchronous DRAM, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1995·Granted Sep 15, 1998·13 cites·71 claims
- 1259US6832014B1Backplane wire and noise eliminator tubeMARCONI COMM INC·Filed 2002·Granted Dec 14, 2004·6 cites·13 claims
- 1359US6583639B1Reduced cost, high speed circuit test arrangementTEXAS INSTRUMENTS INC·Filed 2000·Granted Jun 24, 2003·7 cites·18 claims
- 1458US6219746B1Data processing system having a synchronous memory with an output circuit which selectively outputs groups of M data bitsTEXAS INSTRUMENTS INC·Filed 1999·Granted Apr 17, 2001·12 cites·22 claims
- 1558US5912854AData processing system arranged for operating synchronously with a high speed memoryTEXAS INSTRUMENTS INC·Filed 1997·Granted Jun 15, 1999·11 cites·38 claims
- 1655US6842551B1Backplane wire and noise eliminator tubeFiled 2002·Granted Jan 11, 2005·4 cites·23 claims
- 1754US7968789B2Method and apparatus for eye-safe transmittal of electrical power in vehicles using white light via plastic optical fiberINTERNAT OPTICAL INTERFACE INC·Filed 2006·Granted Jun 28, 2011·2 cites·14 claims
- 1854US6212596B1Synchronous memory and data processing system having a programmable burst lengthTEXAS INSTRUMENTS INC·Filed 1999·Granted Apr 3, 2001·10 cites·20 claims
- 1954US6088280AHigh-speed memory arranged for operating synchronously with a microprocessorTEXAS INSTRUMENTS INC·Filed 1999·Granted Jul 11, 2000·9 cites·27 claims
- 2053US6028781ASelectable integrated circuit assembly and method of operationTEXAS INSTRUMENTS INC·Filed 1997·Granted Feb 22, 2000·14 cites·31 claims
- 2149US2009324241A1Chio to chip optic alleys and methodVOGLEY WILBUR C·Filed 2009·Application pending·0 cites
- 2248US6285625B1High-speed clock circuit for semiconductor memory deviceTEXAS INSTRUMENTS INC·Filed 1999·Granted Sep 4, 2001·11 cites·18 claims
- 2345US2011211845A1Method and apparatus for phostonic stack system for vehicle control/senseVOGLEY WILBUR C·Filed 2011·Application pending·0 cites
- 2443US6114870ATest system and process with a microcomputer at each test locationTEXAS INSTRUMENTS INC·Filed 1999·Granted Sep 5, 2000·8 cites·4 claims
- 2542US6549695B2Method and apparatus for optically switching dataMARCONI COMM INC·Filed 2001·Granted Apr 15, 2003·0 cites·24 claims
- 2642US6064254AHigh speed integrated circuit interconnection having proximally located active converterTEXAS INSTRUMENTS INC·Filed 1997·Granted May 16, 2000·9 cites·12 claims
- 2739US6230250B1Synchronous memory and data processing system having a programmable burst orderTEXAS INSTRUMENTS INC·Filed 1999·Granted May 8, 2001·7 cites·20 claims
- 2837US5982694AHigh speed memory arranged for operating synchronously with a microprocessorTEXAS INSTRUMENTS INC·Filed 1996·Granted Nov 9, 1999·3 cites·59 claims
- 2934US5907247ATest system and process with microcomputers and serial interfaceTEXAS INSTRUMENTS INC·Filed 1996·Granted May 25, 1999·4 cites·10 claims
- 3032US6223264B1Synchronous dynamic random access memory and data processing system using an address select signalTEXAS INSTRUMENTS INC·Filed 1994·Granted Apr 24, 2001·1 cites·22 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →