Inventor · disambiguated record
Shankar Sinha
Also filed as: SINHA SHANKAR · SINHA SHANKAR P · SINHA SHANKAR PRASAD
30 granted patents·2 pending applications·218 citations·filing 2002–2023
96Inventor score
Top patents by PatentIndex Score
32 records- 0196US9401200B1Memory cells with p-type diffusion read-only portALTERA CORP·Filed 2014·Granted Jul 26, 2016·31 cites·17 claims
- 0293US8638594B1Integrated circuits with asymmetric transistorsSINHA SHANKAR·Filed 2011·Granted Jan 28, 2014·19 cites·20 claims
- 0391US6642119B1Silicide MOSFET architecture and method of manufactureADVANCED MICRO DEVICES INC·Filed 2002·Granted Nov 4, 2003·61 cites·16 claims
- 0490US9006794B1Low-voltage programmable electrical fusesALTERA CORP·Filed 2014·Granted Apr 14, 2015·11 cites·21 claims
- 0588US8619464B1Static random-access memory having read circuitry with capacitive storageSINHA SHANKAR·Filed 2011·Granted Dec 31, 2013·13 cites·18 claims
- 0687US9576617B1Multiport memory element circuitryALTERA CORP·Filed 2014·Granted Feb 21, 2017·9 cites·17 claims
- 0783US8482963B1Integrated circuits with asymmetric and stacked transistorsLIU JUN·Filed 2009·Granted Jul 9, 2013·11 cites·20 claims
- 0882US7678674B1Memory cell dual pocket implantSPANSION LLC·Filed 2005·Granted Mar 16, 2010·9 cites·11 claims
- 0981US9496268B2Integrated circuits with asymmetric and stacked transistorsALTERA CORP·Filed 2014·Granted Nov 15, 2016·4 cites·9 claims
- 1081US9299396B1Programmable integrated circuits with in-operation reconfiguration capabilityALTERA CORP·Filed 2014·Granted Mar 29, 2016·5 cites·22 claims
- 1171US9607671B1Programmable integrated circuits with in-operation reconfiguration capabilityALTERA CORP·Filed 2016·Granted Mar 28, 2017·2 cites·20 claims
- 1270US7561457B2Select transistor using buried bit line from coreSPANSION LLC·Filed 2006·Granted Jul 14, 2009·4 cites·17 claims
- 1369US6775178B2SEU resistant SRAM using feedback MOSFETHONEYWELL INT INC·Filed 2002·Granted Aug 10, 2004·16 cites·25 claims
- 1467US7476604B1Aggressive cleaning process for semiconductor device contact formationADVANCED MICRO DEVICES INC·Filed 2005·Granted Jan 13, 2009·3 cites·8 claims
- 1566US9276083B2Memory elements with stacked pull-up devicesALTERA CORP·Filed 2012·Granted Mar 1, 2016·3 cites·19 claims
- 1666US8218353B1Memory element circuitry with stressed transistorsLIU JUN·Filed 2009·Granted Jul 10, 2012·5 cites·16 claims
- 1765US8130559B1MEMS switching device and conductive bridge device based circuitsPATEL RAKESH H·Filed 2009·Granted Mar 6, 2012·4 cites·26 claims
- 1864US8409952B2Method of forming an electronic device including forming a charge storage element in a trench of a workpiecePARIKH SUKETU ARUN·Filed 2008·Granted Apr 2, 2013·2 cites·19 claims
- 1957US8995177B1Integrated circuits with asymmetric transistorsALTERA CORP·Filed 2013·Granted Mar 31, 2015·1 cites·16 claims
- 2057US8750026B1Integrated circuits with asymmetric and stacked transistorsALTERA CORP·Filed 2013·Granted Jun 10, 2014·1 cites·20 claims
- 2156US7269067B2Programming a memory deviceSPANSION LLC·Filed 2005·Granted Sep 11, 2007·1 cites·19 claims
- 2253US8861283B1Systems and methods for reducing leakage current in memory arraysWONG BRIAN YUNG FUN·Filed 2012·Granted Oct 14, 2014·2 cites·19 claims
- 2351US8755218B2Multiport memory element circuitryLEE SHIH-LIN S·Filed 2011·Granted Jun 17, 2014·1 cites·20 claims
- 2449US9984734B2Programmable integrated circuits with in-operation reconfiguration capabilityALTERA CORP·Filed 2017·Granted May 29, 2018·0 cites·18 claims
- 2549US9111641B1Memory circuit including memory devices, a freeze circuit and a test switchALTERA CORP·Filed 2013·Granted Aug 18, 2015·0 cites·24 claims
- 2645US9171936B2Barrier region underlying source/drain regions for dual-bit memory devicesSINHA SHANKAR·Filed 2006·Granted Oct 27, 2015·0 cites·14 claims
- 2745US8599598B13T device based memory circuits and arraysPATEL RAKESH H·Filed 2011·Granted Dec 3, 2013·0 cites·40 claims
- 2845US2023410897A1Asymmetrical Memory Circuits And MethodsINTEL CORP·Filed 2023·Application pending·0 cites
- 2943US7888218B2Using thick spacer for bitline implant then removeSPANSION LLC·Filed 2007·Granted Feb 15, 2011·0 cites·13 claims
- 3038US9318333B2Dielectric extension to mitigate short channel effectsGOPAL VIDYUT·Filed 2007·Granted Apr 19, 2016·0 cites·12 claims
- 3130US2003189227A1High speed SOI transistorsHONEYWELL INT INC·Filed 2002·Application pending·0 cites
- 3229US8148770B1Memory device with buried bit line structureSINHA SHANKAR·Filed 2005·Granted Apr 3, 2012·0 cites·7 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →