Inventor · disambiguated record
Huzefa Sanjeliwala
Also filed as: SANJELIWALA HUZEFA · SANJELIWALA Huzefa Moiz
13 granted patents·3 pending applications·13 citations·filing 2015–2024
84Inventor score
Technology areasG06F
Top patents by PatentIndex Score
16 records- 0184US10372618B2Apparatus and method for maintaining address translation data within an address translation cacheADVANCED RISC MACH LTD·Filed 2016·Granted Aug 6, 2019·7 cites·14 claims
- 0272US12367157B2Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer in processor-based devicesQUALCOMM INC·Filed 2024·Granted Jul 22, 2025·0 cites·17 claims
- 0372US10866896B2Apparatus and method for prefetching access request addresses in an adjacent region of memoryADVANCED RISC MACH LTD·Filed 2015·Granted Dec 15, 2020·3 cites·18 claims
- 0470US12130751B2Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer in processor-based devicesQUALCOMM INC·Filed 2023·Granted Oct 29, 2024·0 cites·20 claims
- 0570US11194574B2Merging memory ordering tracking information for issued load instructionsADVANCED RISC MACH LTD·Filed 2019·Granted Dec 7, 2021·2 cites·22 claims
- 0669US12135652B2Filtering remote data synchronization barrier (DSB) instruction execution in processor-based devicesQUALCOMM INC·Filed 2023·Granted Nov 5, 2024·0 cites·35 claims
- 0766US10229066B2Queuing memory access requestsADVANCED RISC MACH LTD·Filed 2016·Granted Mar 12, 2019·1 cites·19 claims
- 0853US11914524B2Latency management in synchronization eventsQUALCOMM INC·Filed 2022·Granted Feb 27, 2024·0 cites·19 claims
- 0948US12182427B2Controlling data allocation to storage circuitryADVANCED RISC MACH LTD·Filed 2022·Granted Dec 31, 2024·0 cites·12 claims
- 1048US11392378B2Executing a set of load operations for a gather-load instruction and controlling handling of another instruction that depends on completion of the gather-load instructionADVANCED RISC MACH LTD·Filed 2019·Granted Jul 19, 2022·0 cites·17 claims
- 1148US10983916B2Cache storageADVANCED RISC MACH LTD·Filed 2017·Granted Apr 20, 2021·0 cites·19 claims
- 1248US2024385841A1Fetching beyond predicted-taken branch instructions in fetch bundles of processor-based devicesQUALCOMM INC·Filed 2024·Application pending·0 cites
- 1346US10817426B2Prefetching techniquesADVANCED RISC MACH LTD·Filed 2018·Granted Oct 27, 2020·0 cites·13 claims
- 1445US2023064603A1System and methods for invalidating translation information in cachesNUVIA INC·Filed 2022·Application pending·0 cites
- 1544US11663014B2Speculatively executing instructions that follow a status updating instructionADVANCED RISC MACH LTD·Filed 2019·Granted May 30, 2023·0 cites·14 claims
- 1638US2024036864A1Apparatus employing wrap tracking for addressing data overflowQUALCOMM INC·Filed 2022·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →