Inventor · disambiguated record
Gregory A. Overkamp
Also filed as: OVERKAMP GREGORY A
20 granted patents·305 citations·filing 2000–2004
95Inventor score
Technology areasG06F
Top patents by PatentIndex Score
20 records- 0190US7028165B2Processor stallingANALOG DEVICES INC·Filed 2000·Granted Apr 11, 2006·66 cites·30 claims
- 0290US6823448B2Exception handling using an exception pipeline in a pipelined processorINTEL CORP·Filed 2000·Granted Nov 23, 2004·69 cites·25 claims
- 0388US6754808B1Valid bit generation and tracking in a pipelined processorINTEL CORP·Filed 2000·Granted Jun 22, 2004·51 cites·26 claims
- 0474US6748523B1Hardware loopsINTEL CORP·Filed 2000·Granted Jun 8, 2004·19 cites·43 claims
- 0573US6665795B1Resetting a programmable processorINTEL CORP·Filed 2000·Granted Dec 16, 2003·18 cites·45 claims
- 0670US6898693B1Hardware loopsANALOG DEVICES INC·Filed 2000·Granted May 24, 2005·15 cites·75 claims
- 0767US7155570B1FIFO write/LIFO read trace buffer with software and hardware loop compressionANALOG DEVICES INC·Filed 2000·Granted Dec 26, 2006·13 cites·30 claims
- 0866US6766444B1Hardware loopsINTEL CORP·Filed 2000·Granted Jul 20, 2004·11 cites·26 claims
- 0963US6842812B1Event handlingINTEL CORP·Filed 2000·Granted Jan 11, 2005·9 cites·27 claims
- 1062US6976151B1Decoding an instruction portion and forwarding part of the portion to a first destination, re-encoding a different part of the portion and forwarding to a second destinationANALOG DEVICES INC·Filed 2000·Granted Dec 13, 2005·8 cites·15 claims
- 1157US6789184B1Instruction address generation and tracking in a pipelined processorINTEL CORP·Filed 2000·Granted Sep 7, 2004·5 cites·20 claims
- 1255US7069420B1Decode and dispatch of multi-issue and multiple width instructionsANALOG DEVICES INC·Filed 2000·Granted Jun 27, 2006·4 cites·18 claims
- 1355US7065636B2Hardware loops and pipeline system using advanced generation of loop parametersANALOG DEVICES INC·Filed 2000·Granted Jun 20, 2006·4 cites·29 claims
- 1455US6728870B1Register move operationsINTEL CORP·Filed 2000·Granted Apr 27, 2004·4 cites·13 claims
- 1554US6829701B2Watchpoint engine for a pipelined processorINTEL CORP·Filed 2000·Granted Dec 7, 2004·4 cites·8 claims
- 1653US7366876B1Efficient emulation instruction dispatch based on instruction widthANALOG DEVICES INC·Filed 2000·Granted Apr 29, 2008·3 cites·23 claims
- 1750US7472259B2Multi-cycle instructionsANALOG DEVICES INC·Filed 2000·Granted Dec 30, 2008·1 cites·37 claims
- 1850US6920547B2Register adjustment based on adjustment values determined at multiple stages within a pipeline of a processorANALOG DEVICES INC·Filed 2000·Granted Jul 19, 2005·1 cites·19 claims
- 1947US7036000B2Valid bit generation and tracking in a pipelined processorANALOG DEVICES INC·Filed 2004·Granted Apr 25, 2006·0 cites·11 claims
- 2042US6889316B2Method and apparatus for restoring registers after cancelling a multi-cycle instructionANALOG DEVICES INC·Filed 2001·Granted May 3, 2005·0 cites·24 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →