Inventor · disambiguated record
Peter B. Holmqvist
Also filed as: HOLMQVIST PETER · HOLMQVIST PETER B · HOLMQVIST PETER BO
30 granted patents·1 pending application·698 citations·filing 1994–2014
97Inventor score
Top patents by PatentIndex Score
31 records- 0196US8868838B1Multi-class data cache policiesGLASCO DAVID B·Filed 2008·Granted Oct 21, 2014·67 cites·21 claims
- 0295US8244984B1System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policyGLASCO DAVID B·Filed 2008·Granted Aug 14, 2012·53 cites·21 claims
- 0393US8108610B1Cache-based control of atomic operations in conjunction with an external ALU blockGLASCO DAVID B·Filed 2008·Granted Jan 31, 2012·31 cites·20 claims
- 0492US5608306ARechargeable battery pack with identification circuit, real time clock and authentication capabilityERICSSON GE MOBILE INC·Filed 1994·Granted Mar 4, 1997·225 cites·42 claims
- 0591US8271734B1Method and system for converting data formats using a shared cache coupled between clients and an external memoryGLASCO DAVID B·Filed 2008·Granted Sep 18, 2012·25 cites·20 claims
- 0691US8135926B1Cache-based control of atomic operations in conjunction with an external ALU blockGLASCO DAVID B·Filed 2008·Granted Mar 13, 2012·26 cites·20 claims
- 0791US7659893B1Method and apparatus to ensure consistency of depth values computed in different sections of a graphics processorNVIDIA CORP·Filed 2006·Granted Feb 9, 2010·27 cites·19 claims
- 0890US8234478B1Using a data cache array as a DRAM load/store bufferROBERTS JAMES·Filed 2008·Granted Jul 31, 2012·23 cites·18 claims
- 0990US7868901B1Method and system for reducing memory bandwidth requirements in an anti-aliasing operationNVIDIA CORP·Filed 2006·Granted Jan 11, 2011·9 cites·20 claims
- 1089US8131931B1Configurable cache occupancy policyROBERTS JAMES·Filed 2008·Granted Mar 6, 2012·20 cites·24 claims
- 1188US8595437B1Compression status bit cache with deterministic isochronous latencyGLASCO DAVID B·Filed 2008·Granted Nov 26, 2013·18 cites·20 claims
- 1288US8060700B1System, method and frame buffer logic for evicting dirty data from a cache using counters and data typesGLASCO DAVID B·Filed 2008·Granted Nov 15, 2011·18 cites·20 claims
- 1387US8504773B1Storing dynamically sized buffers within a cacheGLASCO DAVID B·Filed 2008·Granted Aug 6, 2013·17 cites·20 claims
- 1486US9639466B2Control mechanism for fine-tuned cache to backing-store synchronizationNVIDIA CORP·Filed 2012·Granted May 2, 2017·11 cites·19 claims
- 1583US7791611B1Asynchronous reorder bufferNVIDIA CORP·Filed 2006·Granted Sep 7, 2010·16 cites·7 claims
- 1681US8949541B2Techniques for evicting dirty data from a cache using a notification sorter and count thresholdsGLASCO DAVID B·Filed 2011·Granted Feb 3, 2015·6 cites·20 claims
- 1779US8862823B1Compression status cachingGLASCO DAVID B·Filed 2008·Granted Oct 14, 2014·9 cites·23 claims
- 1879US8627041B2Efficient line and page organization for compression status bit cachingGLASCO DAVID B·Filed 2010·Granted Jan 7, 2014·5 cites·20 claims
- 1977US9110809B2Reducing memory traffic in DRAM ECC modeNVIDIA CORP·Filed 2013·Granted Aug 18, 2015·4 cites·25 claims
- 2077US8464001B1Cache and associated method with frame buffer managed dirty data pull and high-priority clean mechanismEDMONDSON JOHN H·Filed 2008·Granted Jun 11, 2013·8 cites·13 claims
- 2174US8874844B1Padding buffer requests to avoid reads of invalid dataGLASCO DAVID B·Filed 2008·Granted Oct 28, 2014·5 cites·24 claims
- 2270US8156404B1L2 ECC implementationGLASCO DAVID B·Filed 2008·Granted Apr 10, 2012·4 cites·18 claims
- 2367US8319783B1Index-based zero-bandwidth clearsMCALLISTER DAVID KIRK·Filed 2008·Granted Nov 27, 2012·1 cites·20 claims
- 2463US8099650B1L2 ECC implementationGLASCO DAVID B·Filed 2008·Granted Jan 17, 2012·2 cites·20 claims
- 2563US6311081B1Low power operation in a radiotelephoneERICSSON INC·Filed 1999·Granted Oct 30, 2001·44 cites·16 claims
- 2660US8700862B2Compression status bit cache and backing storeGLASCO DAVID B·Filed 2008·Granted Apr 15, 2014·1 cites·24 claims
- 2760US8125489B1Processing pipeline with latency bypassHOLMQVIST PETER B·Filed 2006·Granted Feb 28, 2012·4 cites·16 claims
- 2857US5818888ASample rate converterERICSSON GE MOBILE INC·Filed 1997·Granted Oct 6, 1998·14 cites·19 claims
- 2956US10515011B2Compression status bit cache and backing storeNVIDIA CORP·Filed 2014·Granted Dec 24, 2019·0 cites·17 claims
- 3035US6148050APhase digitizer for radio communicationsERICSSON INC·Filed 1997·Granted Nov 14, 2000·5 cites·27 claims
- 3133US2003157905A1Transmitter and associated method for reducing the adjacent channel power during wireless communicationsMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2002·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →