Inventor · disambiguated record
James Roberts
Also filed as: ROBERTS JAMES · ROBERTS JAMES S · ROBERTS JAMES SCOTT
29 granted patents·1,029 citations·filing 1995–2014
97Inventor score
Technology areasG06F
Top patents by PatentIndex Score
29 records- 0196US8868838B1Multi-class data cache policiesGLASCO DAVID B·Filed 2008·Granted Oct 21, 2014·67 cites·21 claims
- 0295US8244984B1System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policyGLASCO DAVID B·Filed 2008·Granted Aug 14, 2012·53 cites·21 claims
- 0393US8108610B1Cache-based control of atomic operations in conjunction with an external ALU blockGLASCO DAVID B·Filed 2008·Granted Jan 31, 2012·31 cites·20 claims
- 0491US8271734B1Method and system for converting data formats using a shared cache coupled between clients and an external memoryGLASCO DAVID B·Filed 2008·Granted Sep 18, 2012·25 cites·20 claims
- 0591US8135926B1Cache-based control of atomic operations in conjunction with an external ALU blockGLASCO DAVID B·Filed 2008·Granted Mar 13, 2012·26 cites·20 claims
- 0690US8234478B1Using a data cache array as a DRAM load/store bufferROBERTS JAMES·Filed 2008·Granted Jul 31, 2012·23 cites·18 claims
- 0789US8131931B1Configurable cache occupancy policyROBERTS JAMES·Filed 2008·Granted Mar 6, 2012·20 cites·24 claims
- 0889US7024545B1Hybrid branch prediction device with two levels of branch prediction cacheADVANCED MICRO DEVICES INC·Filed 2001·Granted Apr 4, 2006·52 cites·20 claims
- 0988US8595437B1Compression status bit cache with deterministic isochronous latencyGLASCO DAVID B·Filed 2008·Granted Nov 26, 2013·18 cites·20 claims
- 1088US8341358B1System and method for cleaning dirty data in a cache via frame buffer logicEDMONDSON JOHN H·Filed 2009·Granted Dec 25, 2012·18 cites·20 claims
- 1188US8060700B1System, method and frame buffer logic for evicting dirty data from a cache using counters and data typesGLASCO DAVID B·Filed 2008·Granted Nov 15, 2011·18 cites·20 claims
- 1287US8504773B1Storing dynamically sized buffers within a cacheGLASCO DAVID B·Filed 2008·Granted Aug 6, 2013·17 cites·20 claims
- 1387US5752069ASuperscalar microprocessor employing away prediction structureADVANCED MICRO DEVICES INC·Filed 1995·Granted May 12, 1998·141 cites·19 claims
- 1485US6393536B1Load/store unit employing last-in-buffer indication for rapid load-hit-storeADVANCED MICRO DEVICES INC·Filed 1999·Granted May 21, 2002·119 cites·32 claims
- 1581US8949541B2Techniques for evicting dirty data from a cache using a notification sorter and count thresholdsGLASCO DAVID B·Filed 2011·Granted Feb 3, 2015·6 cites·20 claims
- 1679US8862823B1Compression status cachingGLASCO DAVID B·Filed 2008·Granted Oct 14, 2014·9 cites·23 claims
- 1779US8627041B2Efficient line and page organization for compression status bit cachingGLASCO DAVID B·Filed 2010·Granted Jan 7, 2014·5 cites·20 claims
- 1877US8464001B1Cache and associated method with frame buffer managed dirty data pull and high-priority clean mechanismEDMONDSON JOHN H·Filed 2008·Granted Jun 11, 2013·8 cites·13 claims
- 1974US8874844B1Padding buffer requests to avoid reads of invalid dataGLASCO DAVID B·Filed 2008·Granted Oct 28, 2014·5 cites·24 claims
- 2074US6502188B1Dynamic classification of conditional branches in global history branch predictionADVANCED MICRO DEVICES INC·Filed 1999·Granted Dec 31, 2002·70 cites·19 claims
- 2174US6279106B1Method for reducing branch target storage by calculating direct branch targets on the flyADVANCED MICRO DEVICES INC·Filed 1998·Granted Aug 21, 2001·70 cites·23 claims
- 2274US6192465B1Using multiple decoders and a reorder queue to decode instructions out of orderADVANCED MICRO DEVICES INC·Filed 1998·Granted Feb 20, 2001·70 cites·25 claims
- 2370US8156404B1L2 ECC implementationGLASCO DAVID B·Filed 2008·Granted Apr 10, 2012·4 cites·18 claims
- 2468US6427192B1Method and apparatus for caching victimized branch predictionsADVANCED MICRO DEVICES INC·Filed 1998·Granted Jul 30, 2002·52 cites·9 claims
- 2567US5845323AWay prediction structure for predicting the way of a cache in which an access hits, thereby speeding cache access timeADVANCED MICRO DEVICES INC·Filed 1997·Granted Dec 1, 1998·52 cites·16 claims
- 2666US6275927B2Compressing variable-length instruction prefix bytesADVANCED MICRO DEVICES INC·Filed 1998·Granted Aug 14, 2001·47 cites·20 claims
- 2763US8099650B1L2 ECC implementationGLASCO DAVID B·Filed 2008·Granted Jan 17, 2012·2 cites·20 claims
- 2860US8700862B2Compression status bit cache and backing storeGLASCO DAVID B·Filed 2008·Granted Apr 15, 2014·1 cites·24 claims
- 2956US10515011B2Compression status bit cache and backing storeNVIDIA CORP·Filed 2014·Granted Dec 24, 2019·0 cites·17 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →