Inventor · disambiguated record
Gregory B. Wiedenman
Also filed as: WIEDENMAN GREGORY B
18 granted patents·719 citations·filing 1979–2004
96Inventor score
Top patents by PatentIndex Score
18 records- 0193US5581482APerformance monitor for digital computer systemUNISYS CORP·Filed 1994·Granted Dec 3, 1996·246 cites·22 claims
- 0280US7739451B1Method and apparatus for stacked address, bus to memory data transferUNISYS CORP·Filed 2002·Granted Jun 15, 2010·34 cites·12 claims
- 0380US6996645B1Method and apparatus for spawning multiple requests from a single entry of a queueUNISYS CORP·Filed 2002·Granted Feb 7, 2006·30 cites·13 claims
- 0480US4646076AMethod and apparatus for high speed graphics fillSPERRY CORP·Filed 1983·Granted Feb 24, 1987·44 cites·13 claims
- 0579US7051131B1Method and apparatus for recording and monitoring bus activity in a multi-processor environmentUNISYS CORP·Filed 2002·Granted May 23, 2006·36 cites·25 claims
- 0673US7003628B1Buffered transfer of data blocks between memory and processors independent of the order of allocation of locations in the bufferUNISYS CORP·Filed 2002·Granted Feb 21, 2006·22 cites·17 claims
- 0773US5664089AMultiple power domain power loss detection and interface disableUNISYS CORP·Filed 1996·Granted Sep 2, 1997·71 cites·13 claims
- 0872US5422915AFault tolerant clock distribution systemUNISYS CORP·Filed 1993·Granted Jun 6, 1995·61 cites·21 claims
- 0971US6012148AProgrammable error detect/mask utilizing bus history stackUNISYS CORP·Filed 1997·Granted Jan 4, 2000·60 cites·33 claims
- 1064US7421545B1Method and apparatus for multiple sequence access to single entry queueUNISYS CORP·Filed 2002·Granted Sep 2, 2008·11 cites·13 claims
- 1164US4595996AProgrammable video display character control circuit using multi-purpose RAM for display attributes, character generator, and refresh memorySPERRY CORP·Filed 1983·Granted Jun 17, 1986·20 cites·9 claims
- 1255US4237535AApparatus and method for receiving and servicing request signals from peripheral devices in a data processing systemSPERRY RAND CORP·Filed 1979·Granted Dec 2, 1980·17 cites·4 claims
- 1354US4334287ABuffer memory arrangementSPERRY RAND CORP·Filed 1979·Granted Jun 8, 1982·19 cites·9 claims
- 1452US7797472B2Method and apparatus for providing overlapping defer phase responsesUNISYS CORP·Filed 2004·Granted Sep 14, 2010·2 cites·20 claims
- 1548US5381416ADetection of skew fault in a multiple clock systemUNISYS CORP·Filed 1993·Granted Jan 10, 1995·19 cites·8 claims
- 1648US4326291AError detection systemSPERRY RAND CORP·Filed 1979·Granted Apr 20, 1982·14 cites·8 claims
- 1734US5495589AArchitecture for smart control of bi-directional transfer of dataUNISYS CORP·Filed 1993·Granted Feb 27, 1996·7 cites·32 claims
- 1828US5671369ABus grant overlap circuitUNISYS CORP·Filed 1995·Granted Sep 23, 1997·6 cites·10 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →