Inventor · disambiguated record
Peter J. Bannon
Also filed as: BANNON PETER · BANNON PETER J · BANNON PETER JOSEPH
46 granted patents·5 pending applications·604 citations·filing 1988–2025
98Inventor score
Files withTESLA INC26DIGITAL EQUIPMENT CORP8HEWLETT PACKARD DEVELOPMENT CO5APPLE INC4GUNNA RAMESH B2
Top patents by PatentIndex Score
51 records- 0197US11403069B2Accelerated mathematical engineTESLA INC·Filed 2020·Granted Aug 2, 2022·12 cites·20 claims
- 0296US11698773B2Accelerated mathematical engineTESLA INC·Filed 2022·Granted Jul 11, 2023·5 cites·20 claims
- 0395US11681649B2Computational array microprocessor system using non-consecutive data formattingTESLA INC·Filed 2021·Granted Jun 20, 2023·4 cites·20 claims
- 0495US10671349B2Accelerated mathematical engineTESLA INC·Filed 2017·Granted Jun 2, 2020·18 cites·21 claims
- 0594US11893393B2Computational array microprocessor system with hardware arbiter managing memory requestsTESLA INC·Filed 2021·Granted Feb 6, 2024·5 cites·20 claims
- 0694US11157441B2Computational array microprocessor system using non-consecutive data formattingTESLA INC·Filed 2018·Granted Oct 26, 2021·19 cites·23 claims
- 0794US11157287B2Computational array microprocessor system with variable latency memory accessTESLA INC·Filed 2018·Granted Oct 26, 2021·20 cites·21 claims
- 0893US11797304B2Instruction set architecture for a vector computational unitTESLA INC·Filed 2023·Granted Oct 24, 2023·2 cites·20 claims
- 0993US11409692B2Vector computational unitTESLA INC·Filed 2018·Granted Aug 9, 2022·14 cites·26 claims
- 1092US12086097B2Vector computational unitTESLA INC·Filed 2022·Granted Sep 10, 2024·2 cites·21 claims
- 1192US11561791B2Vector computational unit receiving data elements in parallel from a last row of a computational arrayTESLA INC·Filed 2018·Granted Jan 24, 2023·10 cites·16 claims
- 1291US10747844B2Systems and methods for converting a matrix input to a vectorized input for a matrix processorTESLA INC·Filed 2017·Granted Aug 18, 2020·14 cites·21 claims
- 1391US8352685B2Combining write buffer with dynamically adjustable flush metricsAPPLE INC·Filed 2010·Granted Jan 8, 2013·16 cites·13 claims
- 1487US11132245B2System and method for handling errors in a vehicle neural network processorTESLA INC·Filed 2020·Granted Sep 28, 2021·2 cites·21 claims
- 1587US10606678B2System and method for handling errors in a vehicle neural network processorTESLA INC·Filed 2017·Granted Mar 31, 2020·6 cites·22 claims
- 1685US11734095B2System and method for handling errors in a vehicle neural network processorTESLA INC·Filed 2021·Granted Aug 22, 2023·1 cites·20 claims
- 1782US6678840B1Fault containment and error recovery in a scalable multiprocessorHEWLETT PACKARD DEVELOPMENT CO·Filed 2000·Granted Jan 13, 2004·29 cites·4 claims
- 1881US9009451B2Instruction type issue throttling upon reaching threshold by adjusting counter increment amount for issued cycle and decrement amount for not issued cycleMURRAY DANIEL C·Filed 2011·Granted Apr 14, 2015·8 cites·21 claims
- 1980US10715175B2Systems and methods for encoding and decodingTESLA INC·Filed 2017·Granted Jul 14, 2020·3 cites·20 claims
- 2079US12306703B2System and method for handling errors in a vehicle neural network processorTESLA INC·Filed 2023·Granted May 20, 2025·0 cites·20 claims
- 2179US12216610B2Computational array microprocessor system using non-consecutive data formattingTESLA INC·Filed 2023·Granted Feb 4, 2025·0 cites·20 claims
- 2278US8364936B2Processor employing split scheduler in which near, low latency operation dependencies are tracked separate from other operation dependenciesAPPLE INC·Filed 2012·Granted Jan 29, 2013·4 cites·22 claims
- 2377US12455739B2Instruction set architecture for a vector computational unitTESLA INC·Filed 2023·Granted Oct 28, 2025·0 cites·20 claims
- 2476US7152191B2Fault containment and error recovery in a scalable multiprocessorHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Dec 19, 2006·19 cites·16 claims
- 2576US6636955B1Mechanism for synchronizing multiple skewed source-synchronous data channels with automatic initialization featureHEWLETT PACKARD DEVELOPMENT CO·Filed 2000·Granted Oct 21, 2003·21 cites·5 claims
- 2676US6546453B1Proprammable DRAM address mapping mechanismCOMPAQ INFORMATION TECHNOLOGIE·Filed 2000·Granted Apr 8, 2003·23 cites·7 claims
- 2776US2025278385A1Computational array microprocessor system using non-consecutive data formattingTESLA INC·Filed 2025·Application pending·0 cites
- 2873US5003459ACache memory systemDIGITAL EQUIPMENT CORP·Filed 1988·Granted Mar 26, 1991·45 cites·9 claims
- 2972US6662265B1Mechanism to track all open pages in a DRAM memory systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2000·Granted Dec 9, 2003·17 cites·9 claims
- 3072US6047357AHigh speed method for maintaining cache coherency in a multi-level, set associative cache hierarchyDIGITAL EQUIPMENT CORP·Filed 1995·Granted Apr 4, 2000·66 cites·5 claims
- 3171US8301843B2Data cache block zero implementationGUNNA RAMESH·Filed 2009·Granted Oct 30, 2012·4 cites·18 claims
- 3266US8255671B2Processor employing split scheduler in which near, low latency operation dependencies are tracked separate from other operation dependenciesBEAUMONT-SMITH ANDREW J·Filed 2008·Granted Aug 28, 2012·3 cites·17 claims
- 3366US5214770ASystem for flushing instruction-cache only when instruction-cache address and data-cache address are matched and the execution of a return-from-exception-or-interrupt commandDIGITAL EQUIPMENT CORP·Filed 1990·Granted May 25, 1993·43 cites·4 claims
- 3464US8566528B2Combining write buffer with dynamically adjustable flush metricsAPPLE INC·Filed 2012·Granted Oct 22, 2013·1 cites·17 claims
- 3562US8285937B2Fused store exclusive/memory barrier operationBANNON PETER J·Filed 2010·Granted Oct 9, 2012·2 cites·25 claims
- 3659US7707361B2Data cache block zero implementationAPPLE INC·Filed 2005·Granted Apr 27, 2010·1 cites·17 claims
- 3758US9354886B2Maintaining the integrity of an execution return address stackGUNNA RAMESH B·Filed 2011·Granted May 31, 2016·1 cites·20 claims
- 3858US9280352B2Lookahead scanning and cracking of microcode instructions in a dispatch queueGUNNA RAMESH B·Filed 2011·Granted Mar 8, 2016·1 cites·24 claims
- 3958US5038278ACache with at least two fill ratesDIGITAL EQUIPMENT CORP·Filed 1990·Granted Aug 6, 1991·33 cites·10 claims
- 4054US5987544ASystem interface protocol with optional module cacheDIGITAL EQUIPMENT CORP·Filed 1995·Granted Nov 16, 1999·32 cites·2 claims
- 4153US5630055AAutonomous pipeline reconfiguration for continuous error correction for fills from tertiary cache or memoryDIGITAL EQUIPMENT CORP·Filed 1995·Granted May 13, 1997·32 cites·6 claims
- 4251US5805872AApparatus for generation of control signals from the read cycle rate and read speed of a memoryDIGITAL EQUIPMENT CORP·Filed 1995·Granted Sep 8, 1998·26 cites·19 claims
- 4351US2025209132A1Efficient multiply-accumulate units for convolutional neural network processing including max poolingTESLA INC·Filed 2023·Application pending·0 cites
- 4451US2025231742A1Transposing information using shadow latches and active latches for efficient die area in processing systemTESLA INC·Filed 2023·Application pending·0 cites
- 4550US10416899B2Systems and methods for low latency hardware memory managementTESLA INC·Filed 2018·Granted Sep 17, 2019·0 cites·20 claims
- 4650US7024533B2Mechanism for synchronizing multiple skewed source-synchronous data channels with automatic initialization featureHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Apr 4, 2006·1 cites·12 claims
- 4750US5615167AMethod for increasing system bandwidth through an on-chip address lock registerDIGITAL EQUIPMENT CORP·Filed 1995·Granted Mar 25, 1997·22 cites·12 claims
- 4850US2025191121A1Enhanced fractional interpolation for convolutional processor in autonomous or semi-autonomous systemsTESLA INC·Filed 2023·Application pending·0 cites
- 4947US2025284494A1Enhanced global flags for synchronizing coprocessors in processing systemTESLA INC·Filed 2023·Application pending·0 cites
- 5045US6327667B1Apparatus and method for operating clock sensitive devices in multiple timing domainsCOMPAQ COMPUTER CORP·Filed 1997·Granted Dec 4, 2001·17 cites·17 claims
Showing the top 50 of 51 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →