Inventor · disambiguated record
Joseph B. Rowlands
Also filed as: ROWLANDS JOSEPH · ROWLANDS JOSEPH B · ROWLANDS JOSEPH BYRON
93 granted patents·7 pending applications·1,950 citations·filing 2000–2022
99Inventor score
Top patents by PatentIndex Score
100 records- 0198US7443759B1Reduced-power memory with per-sector ground controlSUN MICROSYSTEMS INC·Filed 2007·Granted Oct 28, 2008·77 cites·26 claims
- 0298US6766389B2System on a chip for networkingBROADCOM CORP·Filed 2001·Granted Jul 20, 2004·180 cites·19 claims
- 0397US8370609B1Data cache rollbacks for failed speculative traces with memory operationsORACLE AMERICA INC·Filed 2008·Granted Feb 5, 2013·77 cites·8 claims
- 0497US7991922B2System on a chip for networkingBROADCOM CORP·Filed 2009·Granted Aug 2, 2011·59 cites·18 claims
- 0596US8024522B1Memory ordering queue/versioning cache circuitORACLE AMERICA INC·Filed 2008·Granted Sep 20, 2011·66 cites·7 claims
- 0695US7934054B1Re-fetching cache memory enabling alternative operational modesORACLE AMERICA INC·Filed 2007·Granted Apr 26, 2011·46 cites·46 claims
- 0795US7647452B1Re-fetching cache memory enabling low-power modesSUN MICROSYSTEMS INC·Filed 2007·Granted Jan 12, 2010·54 cites·49 claims
- 0893US8225315B1Virtual core managementCHENG YU QING·Filed 2007·Granted Jul 17, 2012·27 cites·9 claims
- 0993US7418534B2System on a chip for networkingBROADCOM CORP·Filed 2004·Granted Aug 26, 2008·64 cites·19 claims
- 1093US6574708B2Source controlled cache allocationBROADCOM CORP·Filed 2001·Granted Jun 3, 2003·79 cites·38 claims
- 1192US9253085B2Hierarchical asymmetric mesh with virtual routersKUMAR SAILESH·Filed 2012·Granted Feb 2, 2016·22 cites·15 claims
- 1292US8037285B1Trace unitORACLE AMERICA INC·Filed 2007·Granted Oct 11, 2011·36 cites·2 claims
- 1392US7877630B1Trace based rollback of a speculatively updated cacheORACLE AMERICA INC·Filed 2008·Granted Jan 25, 2011·29 cites·5 claims
- 1491US7797563B1System and method for conserving powerOracle America·Filed 2006·Granted Sep 14, 2010·30 cites·14 claims
- 1591US7171521B2Coherent shared memory processing systemBROADCOM CORP·Filed 2005·Granted Jan 30, 2007·25 cites·6 claims
- 1690US9009648B2Automatic deadlock detection and avoidance in a system interconnect by capturing internal dependencies of IP cores using high level specificationKUMAR SAILESH·Filed 2013·Granted Apr 14, 2015·17 cites·18 claims
- 1790US7953933B1Instruction cache, decoder circuit, basic block cache circuit and multi-block cache circuitORACLE AMERICA INC·Filed 2007·Granted May 31, 2011·24 cites·3 claims
- 1890US7949854B1Trace unit with a trace builderORACLE AMERICA INC·Filed 2007·Granted May 24, 2011·25 cites·8 claims
- 1990US7941607B1Method and system for promoting traces in an instruction processing circuitORACLE AMERICA INC·Filed 2007·Granted May 10, 2011·17 cites·21 claims
- 2090US7814298B1Promoting and appending traces in an instruction processing circuit based upon a bias valueORACLE AMERICA INC·Filed 2007·Granted Oct 12, 2010·22 cites·15 claims
- 2190US6944719B2Scalable cache coherent distributed shared memory processing systemBROADCOM CORP·Filed 2003·Granted Sep 13, 2005·63 cites·14 claims
- 2289US8499293B1Symbolic renaming optimization of a traceASHCRAFT MATTHEW WILLIAM·Filed 2007·Granted Jul 30, 2013·33 cites·8 claims
- 2388US8019944B1Checking for a memory ordering violation after a speculative cache writeORACLE AMERICA INC·Filed 2008·Granted Sep 13, 2011·20 cites·6 claims
- 2488US7987342B1Trace unit with a decoder, a basic-block cache, a multi-block cache, and sequencerORACLE AMERICA INC·Filed 2007·Granted Jul 26, 2011·20 cites·6 claims
- 2588US7663961B1Reduced-power memory with per-sector power/ground control and early addressSUN MICROSYSTEMS INC·Filed 2007·Granted Feb 16, 2010·18 cites·28 claims
- 2688US7266587B2System having interfaces, switch, and memory bridge for CC-NUMA operationBROADCOM CORP·Filed 2002·Granted Sep 4, 2007·33 cites·11 claims
- 2787US8032710B1System and method for ensuring coherency in trace executionORACLE AMERICA INC·Filed 2007·Granted Oct 4, 2011·18 cites·42 claims
- 2887US7779307B1Memory ordering queue tightly coupled with a versioning cache circuitORACLE AMERICA INC·Filed 2008·Granted Aug 17, 2010·18 cites·7 claims
- 2987US6748479B2System having interfaces and switch that separates coherent and packet trafficBROADCOM CORP·Filed 2002·Granted Jun 8, 2004·44 cites·18 claims
- 3086US8051247B1Trace based deallocation of entries in a versioning cache circuitORACLE AMERICA INC·Filed 2008·Granted Nov 1, 2011·16 cites·7 claims
- 3186US7849292B1Flag optimization of a traceORACLE AMERICA INC·Filed 2007·Granted Dec 7, 2010·17 cites·13 claims
- 3286US6732234B1Direct access mode for a cacheBROADCOM CORP·Filed 2000·Granted May 4, 2004·45 cites·40 claims
- 3385US9130856B2Creating multiple NoC layers for isolation or avoiding NoC traffic congestionKUMAR SAILESH·Filed 2013·Granted Sep 8, 2015·9 cites·20 claims
- 3485US6697918B2Cache configured to read evicted cache block responsive to transmitting block's address on interfaceBROADCOM CORP·Filed 2001·Granted Feb 24, 2004·30 cites·37 claims
- 3584US12332309B2Built-in self-test for network on chip fabricINTEL CORP·Filed 2021·Granted Jun 17, 2025·1 cites·20 claims
- 3684US8370576B1Cache rollback acceleration via a bank based versioning cache ciruitORACLE AMERICA INC·Filed 2008·Granted Feb 5, 2013·13 cites·4 claims
- 3784US7953961B1Trace unit with an op path from a decoder (bypass mode) and from a basic-block builderORACLE AMERICA INC·Filed 2007·Granted May 31, 2011·14 cites·11 claims
- 3884US7873788B1Re-fetching cache memory having coherent re-fetchingORACLE AMERICA INC·Filed 2007·Granted Jan 18, 2011·14 cites·52 claims
- 3984US7660931B2System on a chip for networkingBROADCOM CORP·Filed 2008·Granted Feb 9, 2010·9 cites·12 claims
- 4083US10027433B2Multiple clock domains in NoCNetspeed Systems·Filed 2013·Granted Jul 17, 2018·7 cites·17 claims
- 4183US6745297B2Cache coherent protocol in which exclusive and modified data is transferred to requesting agent from snooping agentBROADCOM CORP·Filed 2001·Granted Jun 1, 2004·31 cites·42 claims
- 4282US6848024B1Programmably disabling one or more cache entriesBROADCOM CORP·Filed 2000·Granted Jan 25, 2005·29 cites·55 claims
- 4381US6957290B1Fast arbitration scheme for a busBROADCOM CORP·Filed 2000·Granted Oct 18, 2005·28 cites·42 claims
- 4481US6941440B2Addressing scheme supporting variable local addressing and variable global addressingBROADCOM CORP·Filed 2003·Granted Sep 6, 2005·21 cites·18 claims
- 4581US6748492B1Deterministic setting of replacement policy in a cache through way selectionBROADCOM CORP·Filed 2000·Granted Jun 8, 2004·31 cites·32 claims
- 4679US8010745B1Rolling back a speculative update of a non-modifiable cache lineORACLE AMERICA INC·Filed 2008·Granted Aug 30, 2011·9 cites·6 claims
- 4779US7003631B2System having address-based intranode coherency and data-based internode coherencyBROADCOM CORP·Filed 2002·Granted Feb 21, 2006·26 cites·16 claims
- 4878US9185026B2Tagging and synchronization for fairness in NOC interconnectsKUMAR SAILESH·Filed 2012·Granted Nov 10, 2015·5 cites·17 claims
- 4978US7966479B1Concurrent vs. low power branch predictionORACLE AMERICA INC·Filed 2007·Granted Jun 21, 2011·9 cites·4 claims
- 5078US6993632B2Cache coherent protocol in which exclusive and modified data is transferred to requesting agent from snooping agentBROADCOM CORP·Filed 2004·Granted Jan 31, 2006·21 cites·12 claims
Showing the top 50 of 100 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →