Inventor · disambiguated record
Hideo Sawamoto
Also filed as: SAWAMOTO HIDEO
26 granted patents·1 pending application·748 citations·filing 1985–2007
97Inventor score
Top patents by PatentIndex Score
27 records- 0195US6430103B2Semiconductor integrated circuit device with memory banks and read buffer capable of storing data read out from one memory bank when data of another memory bank is outputtingHITACHI LTD·Filed 2001·Granted Aug 6, 2002·115 cites·12 claims
- 0287US4985828AMethod and apparatus for generating a real address multiple virtual address spaces of a storageHITACHI LTD·Filed 1988·Granted Jan 15, 1991·113 cites·14 claims
- 0380US4885681AI/O Execution method for a virtual machine system and system thereforHITACHI LTD·Filed 1985·Granted Dec 5, 1989·61 cites·12 claims
- 0478US5109489AI/o execution method for a virtual machine system and system thereforHITACHI LTD·Filed 1989·Granted Apr 28, 1992·54 cites·55 claims
- 0577US6587927B2Data processor having cache memoryHITACHI LTD·Filed 2001·Granted Jul 1, 2003·16 cites·3 claims
- 0672US5499379AInput/output execution apparatus for a plural-OS run systemHITACHI LTD·Filed 1993·Granted Mar 12, 1996·63 cites·3 claims
- 0771US6714477B2Semiconductor integrated circuit device with memory blocks and a write buffer capable of storing write data from an external interfaceHITACHI LTD·Filed 2002·Granted Mar 30, 2004·17 cites·5 claims
- 0870US5291445ASemiconductor integrated circuit deviceHITACHI LTD·Filed 1990·Granted Mar 1, 1994·21 cites·10 claims
- 0960US7240159B2Data processor having cache memoryHITACHI LTD·Filed 2004·Granted Jul 3, 2007·4 cites·4 claims
- 1060US6848027B2Data processor having cache memoryHITACHI LTD·Filed 2003·Granted Jan 25, 2005·4 cites·3 claims
- 1160US5848432AData processor with variable types of cache memoriesHITACHI LTD·Filed 1994·Granted Dec 8, 1998·21 cites·6 claims
- 1259US5023777AInformation processing system using domain table address extension for address translation without software modificationHITACHI LTD·Filed 1988·Granted Jun 11, 1991·20 cites·4 claims
- 1357US5392409AI/O execution method for a virtual machine system and system thereforHITACHI LTD·Filed 1992·Granted Feb 21, 1995·30 cites·15 claims
- 1457US5384738ASemiconductor integrated circuit deviceHITACHI LTD·Filed 1994·Granted Jan 24, 1995·11 cites·37 claims
- 1556US5317710AInvalidation of entries in a translation table by providing the machine a unique identification thereby disallowing a match and rendering the entries invalidHITACHI LTD·Filed 1991·Granted May 31, 1994·33 cites·8 claims
- 1656US5129071AAddress translation apparatus in virtual machine system using a space identifier field for discriminating datoff (dynamic address translation off) virtual machinesHITACHI LTD·Filed 1989·Granted Jul 7, 1992·23 cites·4 claims
- 1753US5684729AFloating-point addition/substraction processing apparatus and method thereofHITACHI LTD·Filed 1995·Granted Nov 4, 1997·28 cites·15 claims
- 1851US5287475AData processing apparatus operable in extended or unextended virtual address spaces without software modificationHITACHI LTD·Filed 1991·Granted Feb 15, 1994·17 cites·9 claims
- 1949US6101596AInformation processor for performing processing without register conflictsHITACHI LTD·Filed 1995·Granted Aug 8, 2000·23 cites·2 claims
- 2047US6275902B1Data processor with variable types of cache memories and a controller for selecting a cache memory to be accessHITACHI LTD·Filed 1998·Granted Aug 14, 2001·12 cites·2 claims
- 2146US2007233959A1Data processor having cache memoryHOTTA TAKASHI·Filed 2007·Application pending·0 cites
- 2244US5426751AInformation processing apparatus with address extension functionHITACHI LTD·Filed 1993·Granted Jun 20, 1995·11 cites·10 claims
- 2343US4999770ACommand controlled multi-storage space protection key pretesting system permitting access regardless of test result if selected key is predetermined valueHITACHI LTD·Filed 1987·Granted Mar 12, 1991·17 cites·12 claims
- 2437US6442223B1Method and system for data transferIBM·Filed 1999·Granted Aug 27, 2002·9 cites·17 claims
- 2536US5396605ABuffer storage control apparatus including a translation lookaside buffer and an improved address comparator layout arrangementHITACHI LTD·Filed 1990·Granted Mar 7, 1995·8 cites·18 claims
- 2636US5305458AMultiple virtual storage system and address control apparatus having a designation table holding device and translation bufferHITACHI LTD·Filed 1990·Granted Apr 19, 1994·13 cites·2 claims
- 2732US6032229ASemiconductor memory device and information processor using the sameHITACHI LTD·Filed 1995·Granted Feb 29, 2000·4 cites·9 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →