Inventor · disambiguated record
David P. Sonnier
Also filed as: SONNIER DAVID · SONNIER DAVID P · SONNIER DAVID PAUL
79 granted patents·6 pending applications·2,836 citations·filing 1995–2024
99Inventor score
Files withAGERE SYSTEMS INC29TANDEM COMPUTERS INC15INTEL CORP9SUNDARARAMAN BALAKRISHNAN7SONNIER DAVID P6
Top patents by PatentIndex Score
85 records- 0196US8255644B2Network communications processor architecture with memory load balancingSONNIER DAVID P·Filed 2010·Granted Aug 28, 2012·43 cites·12 claims
- 0295US11575607B2Dynamic load balancing for multi-core computing environmentsINTEL CORP·Filed 2020·Granted Feb 7, 2023·7 cites·33 claims
- 0395US8214868B2Flexible traffic management and shaping processing for multimedia distributionHAMILTON CHRISTOPHER W·Filed 2006·Granted Jul 3, 2012·164 cites·20 claims
- 0494US6233702B1Self-checked, lock step processor pairsCOMPAQ COMPUTER CORP·Filed 1995·Granted May 15, 2001·241 cites·13 claims
- 0593US5751955AMethod of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corresponding locations of another memoryTANDEM COMPUTERS INC·Filed 1995·Granted May 12, 1998·233 cites·7 claims
- 0692US5914953ANetwork message routing using routing table information and supplemental enable information for deadlock preventionTANDEM COMPUTERS INC·Filed 1995·Granted Jun 22, 1999·159 cites·12 claims
- 0792US5751932AFail-fast, fail-functional, fault-tolerant multiprocessor systemTANDEM COMPUTERS INC·Filed 1995·Granted May 12, 1998·224 cites·30 claims
- 0891US7149211B2Virtual reassembly system and method of operation thereofAGERE SYSTEMS INC·Filed 2004·Granted Dec 12, 2006·71 cites·29 claims
- 0991US5574849ASynchronized data transmission between elements of a processing systemTANDEM COMPUTERS INC·Filed 1995·Granted Nov 12, 1996·194 cites·1 claims
- 1090US10445271B2Multi-core communication acceleration using hardware queue deviceINTEL CORP·Filed 2016·Granted Oct 15, 2019·7 cites·19 claims
- 1190US6151689ADetecting and isolating errors occurring in data communication in a multiple processor systemTANDEM COMPUTERS INC·Filed 1996·Granted Nov 21, 2000·168 cites·14 claims
- 1289US8407707B2Task queuing in a network communications processor architectureSONNIER DAVID P·Filed 2010·Granted Mar 26, 2013·12 cites·25 claims
- 1389US7802245B2Methods and apparatus for performing in-service upgrade of software in network processorAGERE SYSTEMS INC·Filed 2006·Granted Sep 21, 2010·23 cites·20 claims
- 1488US5790776AApparatus for detecting divergence between a pair of duplexed, synchronized processor elementsTANDEM COMPUTERS INC·Filed 1995·Granted Aug 4, 1998·134 cites·8 claims
- 1587US8638805B2Packet draining from a scheduling hierarchy in a traffic manager of a network processorSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Jan 28, 2014·13 cites·20 claims
- 1686US9218290B2Data caching in a network communications processor architectureSONNIER DAVID P·Filed 2011·Granted Dec 22, 2015·10 cites·20 claims
- 1786US8848723B2Scheduling hierarchy in a traffic manager of a network processorSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Sep 30, 2014·11 cites·16 claims
- 1885US10216668B2Technologies for a distributed hardware queue managerINTEL CORP·Filed 2016·Granted Feb 26, 2019·5 cites·29 claims
- 1985US6157967AMethod of data communication flow control in a data processing system using busy/ready commandsTANDEM COMP INC·Filed 1997·Granted Dec 5, 2000·153 cites·26 claims
- 2084US9160684B2Dynamic updating of scheduling hierarchy in a traffic manager of a network processorSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Oct 13, 2015·9 cites·20 claims
- 2184US7729387B2Methods and apparatus for controlling latency variation in a packet transfer networkAGERE SYSTEMS INC·Filed 2007·Granted Jun 1, 2010·13 cites·22 claims
- 2284US5964835AStorage access validation to data messages using partial storage address data indexed entries containing permissible address range validation for message sourceTANDEM COMPUTERS INC·Filed 1995·Granted Oct 12, 1999·125 cites·12 claims
- 2383US7930691B2Methods and apparatus for updating data structures during in-service upgrade of software in network processorAGERE SYSTEMS INC·Filed 2006·Granted Apr 19, 2011·17 cites·12 claims
- 2483US5675807AInterrupt message delivery identified by storage location of received interrupt dataTANDEM COMPUTERS INC·Filed 1995·Granted Oct 7, 1997·146 cites·20 claims
- 2582US9081742B2Network communications processor architectureSONNIER DAVID P·Filed 2010·Granted Jul 14, 2015·6 cites·8 claims
- 2682US6754795B2Methods and apparatus for forming linked list queue using chunk-based structureAGERE SYSTEMS INC·Filed 2001·Granted Jun 22, 2004·39 cites·18 claims
- 2782US5675579AMethod for verifying responses to messages using a barrier messageTANDEM COMPUTERS INC·Filed 1995·Granted Oct 7, 1997·83 cites·9 claims
- 2881US8869150B2Local messaging in a scheduling hierarchy in a traffic manager of a network processorSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Oct 21, 2014·7 cites·21 claims
- 2981US8619787B2Byte-accurate scheduling in a network processorSONNIER DAVID·Filed 2011·Granted Dec 31, 2013·7 cites·23 claims
- 3080US8917738B2Multicasting traffic manager in a network communications processor architectureSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Dec 23, 2014·7 cites·20 claims
- 3180US7116680B1Processor architecture and a method of processingAGERE SYSTEMS INC·Filed 2001·Granted Oct 3, 2006·28 cites·18 claims
- 3280US7075936B2Voice packet processor and method of operation thereofAGERE SYSTEMS INC·Filed 2001·Granted Jul 11, 2006·35 cites·33 claims
- 3379US12375408B2Dynamic load balancing for multi-core computing environmentsINTEL CORP·Filed 2024·Granted Jul 29, 2025·0 cites·20 claims
- 3479US12309067B2Hardware queue scheduling for multi-core computing environmentsINTEL CORP·Filed 2020·Granted May 20, 2025·1 cites·25 claims
- 3579US8615013B2Packet scheduling with guaranteed minimum rate in a traffic manager of a network processorSONNIER DAVID·Filed 2011·Granted Dec 24, 2013·6 cites·18 claims
- 3679US7159219B2Method and apparatus for providing multiple data class differentiation with priorities using a single scheduling structureAGERE SYSTEMS INC·Filed 2001·Granted Jan 2, 2007·30 cites·13 claims
- 3779US6145061AMethod of management of a circular queue for asynchronous accessTANDEM COMPUTERS INC·Filed 1998·Granted Nov 7, 2000·89 cites·6 claims
- 3877US9183145B2Data caching in a network communications processor architectureSONNIER DAVID P·Filed 2011·Granted Nov 10, 2015·5 cites·20 claims
- 3976US8565250B2Multithreaded, superscalar scheduling in a traffic manager of a network processorNEMAWARKAR SHASHANK·Filed 2011·Granted Oct 22, 2013·5 cites·17 claims
- 4074US10929323B2Multi-core communication acceleration using hardware queue deviceINTEL CORP·Filed 2019·Granted Feb 23, 2021·1 cites·25 claims
- 4174US8576862B2Root scheduling algorithm in a network processorSONNIER DAVID·Filed 2011·Granted Nov 5, 2013·4 cites·17 claims
- 4273US12289239B2Dynamic load balancing for multi-core computing environmentsINTEL CORP·Filed 2023·Granted Apr 29, 2025·0 cites·20 claims
- 4373US7912069B2Virtual segmentation system and method of operation thereofAGERE SYSTEMS INC·Filed 2005·Granted Mar 22, 2011·4 cites·20 claims
- 4472US7245624B2Processor with table-based scheduling using software-controlled interval computationAGERE SYSTEMS INC·Filed 2002·Granted Jul 17, 2007·16 cites·21 claims
- 4569US7215675B2Processor with software-controlled programmable service levelsAGERE SYSTEMS INC·Filed 2002·Granted May 8, 2007·13 cites·20 claims
- 4668US5983269AMethod and apparatus for configuring routing paths of a network communicatively interconnecting a number of processing elementsTANDEM COMPUTERS INC·Filed 1996·Granted Nov 9, 1999·75 cites·7 claims
- 4768US5710549ARouting arbitration for shared resourcesTANDEM COMPUTERS INC·Filed 1995·Granted Jan 20, 1998·64 cites·13 claims
- 4865US8869151B2Packet draining from a scheduling hierarchy in a traffic manager of a network processorSUNDARARAMAN BALAKRISHNAN·Filed 2011·Granted Oct 21, 2014·2 cites·20 claims
- 4965US7206880B2Multi-protocol bus system and method of operation thereofAGERE SYSTEMS INC·Filed 2005·Granted Apr 17, 2007·3 cites·15 claims
- 5063US7275117B2Fast pattern processor including a function interface systemAGERE SYSTEMS INC·Filed 2005·Granted Sep 25, 2007·2 cites·10 claims
Showing the top 50 of 85 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →