Inventor · disambiguated record
Erin Francom
Also filed as: FRANCOM ERIN · FRANCOM ERIN D · FRANCOM ERIN DEAN
8 granted patents·1 pending application·73 citations·filing 2003–2015
86Inventor score
Files withHEWLETT PACKARD DEVELOPMENT CO3FRANCOM ERIN D2DESAI JAYEN J1KULICK STANLEY STEVE1OSBORNE RANDY B1
Top patents by PatentIndex Score
9 records- 0187US9285826B2Deterministic clock crossingKULICK STANLEY STEVE·Filed 2011·Granted Mar 15, 2016·17 cites·15 claims
- 0276US9628092B2Apparatus for a monotonic delay line, method for fast locking of a digital DLL with clock stop/start tolerance, apparatus and method for robust clock edge placement, and apparatus and method for clock offset tuningFRANCOM ERIN D·Filed 2015·Granted Apr 18, 2017·4 cites·15 claims
- 0374US9178502B2Apparatus for a monotonic delay line, method for fast locking of a digital DLL with clock stop/start tolerance, apparatus and method for robust clock edge placement, and apparatus and method for clock offset tuningFRANCOM ERIN D·Filed 2013·Granted Nov 3, 2015·4 cites·9 claims
- 0474US6809570B2Clock gater circuitHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Oct 26, 2004·20 cites·17 claims
- 0572US7116150B2Clock gater circuit and associated methodHEWLETT PACKARD DEVELOPMENT CO·Filed 2004·Granted Oct 3, 2006·16 cites·17 claims
- 0670US9124257B2Digital clock placement engine apparatus and method with duty cycle correction and quadrature placementDESAI JAYEN J·Filed 2011·Granted Sep 1, 2015·5 cites·19 claims
- 0763US9143120B2Mechanisms for clock gatingOSBORNE RANDY B·Filed 2011·Granted Sep 22, 2015·2 cites·24 claims
- 0856US6944552B2System and method for detecting power deficiencies in a computer componentHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Sep 13, 2005·5 cites·21 claims
- 0937US2004169641A1Method and apparatus for inputting dataFiled 2003·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →