Inventor · disambiguated record
Huai-Hsien Chiu
Also filed as: CHIU HUAI-HSIEN
6 granted patents·10 citations·filing 2017–2021
74Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD6
Top patents by PatentIndex Score
6 records- 0190US10692769B2Fin critical dimension loading optimizationTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Jun 23, 2020·7 cites·20 claims
- 0287US11004747B2Fin critical dimension loading optimizationTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted May 11, 2021·2 cites·20 claims
- 0370US11749679B2Integrated circuit structureTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Sep 5, 2023·0 cites·20 claims
- 0465US10529862B2Semiconductor device and method of forming semiconductor fin thereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Jan 7, 2020·1 cites·20 claims
- 0560US11075199B2Method of forming semiconductor structureTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Jul 27, 2021·0 cites·20 claims
- 0656US10204905B2Semiconductor structure and manufacturing method thereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Feb 12, 2019·0 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →