Inventor · disambiguated record
Jeffrey A. Bolz
Also filed as: BOLZ JEFFREY · BOLZ JEFFREY A · BOLZ JEFFREY ALAN
51 granted patents·5 pending applications·544 citations·filing 2006–2024
98Inventor score
Top patents by PatentIndex Score
56 records- 0199US10535114B2Controlling multi-pass rendering sequences in a cache tiling architectureNVIDIA CORP·Filed 2015·Granted Jan 14, 2020·89 cites·20 claims
- 0299US9262797B2Multi-sample surface processing using one sampleNVIDIA CORP·Filed 2013·Granted Feb 16, 2016·132 cites·16 claims
- 0397US9437040B2System, method, and computer program product for implementing anti-aliasing operations using a programmable sample pattern tableNVIDIA CORP·Filed 2013·Granted Sep 6, 2016·131 cites·19 claims
- 0494US7969444B1Distributed rendering of texture dataNVIDIA CORP·Filed 2006·Granted Jun 28, 2011·61 cites·18 claims
- 0592US9978171B2Control of a sample mask from a fragment shader programNVIDIA CORP·Filed 2015·Granted May 22, 2018·11 cites·20 claims
- 0692US8537169B1GPU virtual memory model for OpenGLBOLZ JEFFREY A·Filed 2010·Granted Sep 17, 2013·28 cites·19 claims
- 0788US9275491B2GPU work creation and stateless graphics in OPENGLBOLZ JEFFREY A·Filed 2011·Granted Mar 1, 2016·10 cites·25 claims
- 0888US8189009B1Indexed access to texture buffer objects using a graphics libraryBROWN PATRICK R·Filed 2006·Granted May 29, 2012·11 cites·17 claims
- 0983US9245371B2Global stores and atomic operationsBOLZ JEFFREY A·Filed 2010·Granted Jan 26, 2016·3 cites·23 claims
- 1080US9558573B2Optimizing triangle topology for path renderingNVIDIA CORP·Filed 2012·Granted Jan 31, 2017·5 cites·17 claims
- 1180US9230362B2System, method, and computer program product for using compression with programmable sample locationsNVIDIA CORP·Filed 2013·Granted Jan 5, 2016·5 cites·20 claims
- 1280US9230363B2System, method, and computer program product for using compression with programmable sample locationsNVIDIA CORP·Filed 2013·Granted Jan 5, 2016·5 cites·20 claims
- 1379US10430989B2Multi-pass rendering in a screen space pipelineNVIDIA CORP·Filed 2015·Granted Oct 1, 2019·3 cites·18 claims
- 1479US10032245B2Techniques for maintaining atomicity and ordering for pixel shader operationsNVIDIA CORP·Filed 2015·Granted Jul 24, 2018·3 cites·22 claims
- 1577US10229529B2System, method and computer program product for implementing anti-aliasing operations using a programmable sample pattern tableNVIDIA CORP·Filed 2016·Granted Mar 12, 2019·2 cites·20 claims
- 1677US10055806B2Techniques for maintaining atomicity and ordering for pixel shader operationsNVIDIA CORP·Filed 2015·Granted Aug 21, 2018·2 cites·22 claims
- 1777US9390464B2Stencil buffer data compressionNVIDIA CORP·Filed 2013·Granted Jul 12, 2016·4 cites·20 claims
- 1876US10121220B2System and method for creating aliased mappings to minimize impact of cache invalidationNVIDIA CORP·Filed 2015·Granted Nov 6, 2018·2 cites·20 claims
- 1976US9324175B2Memory coherency in graphics command streams and shadersBOLZ JEFFREY A·Filed 2010·Granted Apr 26, 2016·3 cites·20 claims
- 2075US10019776B2Techniques for maintaining atomicity and ordering for pixel shader operationsNVIDIA CORP·Filed 2015·Granted Jul 10, 2018·2 cites·22 claims
- 2174US9767600B2Target independent rasterization with multiple color samplesNVIDIA CORP·Filed 2013·Granted Sep 19, 2017·3 cites·27 claims
- 2273US9595075B2Load/store operations in texture hardwareNVIDIA CORP·Filed 2013·Granted Mar 14, 2017·3 cites·20 claims
- 2373US9342891B2Stencil then cover path rendering with shared edgesNVIDIA CORP·Filed 2013·Granted May 17, 2016·2 cites·22 claims
- 2473US8253749B1Using affinity masks to control multi-GPU processingLICHTENBELT BARTHOLD B·Filed 2007·Granted Aug 28, 2012·9 cites·22 claims
- 2569US8970608B2State objects for specifying dynamic stateBOLZ JEFFREY A·Filed 2011·Granted Mar 3, 2015·2 cites·21 claims
- 2668US9665958B2System, method, and computer program product for redistributing a multi-sample processing workload between threadsNVIDIA CORP·Filed 2013·Granted May 30, 2017·2 cites·19 claims
- 2768US9384570B2Efficient setup and evaluation of filled cubic bezier pathsNVIDIA CORP·Filed 2013·Granted Jul 5, 2016·2 cites·16 claims
- 2868US9286659B2Multi-sample surface processing using sample subsetsNVIDIA CORP·Filed 2013·Granted Mar 15, 2016·2 cites·20 claims
- 2963US10083036B2Techniques for managing graphics processing resources in a tile-based architectureNVIDIA CORP·Filed 2013·Granted Sep 25, 2018·0 cites·22 claims
- 3063US9436971B2System, method, and computer program product for accessing multi-sample surfacesNVIDIA CORP·Filed 2013·Granted Sep 6, 2016·1 cites·20 claims
- 3162US10032242B2Managing deferred contexts in a cache tiling architectureNVIDIA CORP·Filed 2013·Granted Jul 24, 2018·0 cites·20 claims
- 3262US9251551B2Bindless memory access in direct 3DHALL JESSE DAVID·Filed 2011·Granted Feb 2, 2016·2 cites·24 claims
- 3360US9489245B2Work-queue-based graphics processing unit work creationNVIDIA CORP·Filed 2012·Granted Nov 8, 2016·1 cites·23 claims
- 3459US10453168B2Techniques for maintaining atomicity and ordering for pixel shader operationsNVIDIA CORP·Filed 2018·Granted Oct 22, 2019·0 cites·25 claims
- 3559US7619631B1Methods and systems for performing anti-aliasing operations with multiple graphics processing unitsNVIDIA CORP·Filed 2006·Granted Nov 17, 2009·2 cites·15 claims
- 3658US2025021622A1Efficient vector-matrix multiply operations across parallel processing unit threadsNVIDIA CORP·Filed 2024·Application pending·0 cites
- 3757US10083514B2Stencil-then-cover path rendering with shared edgesNVIDIA CORP·Filed 2016·Granted Sep 25, 2018·0 cites·20 claims
- 3856US9466115B2Stencil then cover path rendering with shared edgesNVIDIA CORP·Filed 2013·Granted Oct 11, 2016·0 cites·20 claims
- 3956US9418437B2Stencil then cover path rendering with shared edgesNVIDIA CORP·Filed 2013·Granted Aug 16, 2016·0 cites·21 claims
- 4056US9202303B2System and method for compositing path color in path renderingBOLZ JEFFREY A·Filed 2011·Granted Dec 1, 2015·0 cites·24 claims
- 4153US10417990B2Efficient binding of resource groups in a graphics application programming interfaceNVIDIA CORP·Filed 2015·Granted Sep 17, 2019·0 cites·19 claims
- 4252US8928677B2Low latency concurrent computationWEXLER DANIEL ELLIOT·Filed 2012·Granted Jan 6, 2015·1 cites·14 claims
- 4351US10134169B2Image loads, stores and atomic operationsBOLZ JEFFREY A·Filed 2010·Granted Nov 20, 2018·0 cites·23 claims
- 4451US9773341B2Rendering cover geometry without internal edgesNVIDIA CORP·Filed 2013·Granted Sep 26, 2017·0 cites·18 claims
- 4549US2014043333A1Application load times by caching shader binaries in a persistent storageNVIDIA CORP·Filed 2012·Application pending·0 cites
- 4648US10147222B2Multi-pass rendering in a screen space pipelineNVIDIA CORP·Filed 2015·Granted Dec 4, 2018·0 cites·20 claims
- 4748US9754561B2Managing memory regions to support sparse mappingsNVIDIA CORP·Filed 2013·Granted Sep 5, 2017·0 cites·22 claims
- 4848US9727392B2Techniques for render pass dependencies in an APINVIDIA CORP·Filed 2015·Granted Aug 8, 2017·0 cites·22 claims
- 4948US9349154B2Bindless texture and image APIBOLZ JEFFREY A·Filed 2011·Granted May 24, 2016·0 cites·23 claims
- 5047US10607390B2Techniques for tiling compute work with graphics workNVIDIA CORP·Filed 2016·Granted Mar 31, 2020·0 cites·25 claims
Showing the top 50 of 56 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →