Inventor · disambiguated record
Sharada Yeluri
Also filed as: YELURI SHARADA
25 granted patents·362 citations·filing 1998–2024
96Inventor score
Files withJUNIPER NETWORKS INC12SUN MICROSYSTEMS INC4FRAILONG JEAN-MARC3LIBBY JEFFREY G3GUPTA ANURAG P1
Top patents by PatentIndex Score
25 records- 0196US8069023B1Hardware support for instruction set emulationFRAILONG JEAN-MARC·Filed 2008·Granted Nov 29, 2011·91 cites·21 claims
- 0295US7924860B1Maintaining data unit order in a network switching deviceJUNIPER NETWORKS INC·Filed 2008·Granted Apr 12, 2011·48 cites·22 claims
- 0394US11477119B1Micro SID packet processingJUNIPER NETWORKS INC·Filed 2020·Granted Oct 18, 2022·9 cites·20 claims
- 0486US8520675B1System and method for efficient packet replicationFRAILONG JEAN-MARC·Filed 2008·Granted Aug 27, 2013·16 cites·20 claims
- 0585US11991081B1Micro SID packet processingJUNIPER NETWORKS INC·Filed 2022·Granted May 21, 2024·1 cites·20 claims
- 0678US8078849B2Fast execution of branch instruction with multiple conditional expressions using programmable branch offset tableLIBBY JEFFREY G·Filed 2008·Granted Dec 13, 2011·8 cites·16 claims
- 0778US7809853B1Scheduler for transmit system interfacesJUNIPER NETWORKS INC·Filed 2006·Granted Oct 5, 2010·6 cites·20 claims
- 0877US7508831B1Flow control systems and methods for multi-level buffering schemesJUNIPER NETWORKS INC·Filed 2007·Granted Mar 24, 2009·6 cites·26 claims
- 0977US7224691B1Flow control systems and methods for multi-level buffering schemesJUNIPER NETWORKS INC·Filed 2002·Granted May 29, 2007·21 cites·28 claims
- 1076US12457171B1Micro SID packet processingJUNIPER NETWORKS INC·Filed 2024·Granted Oct 28, 2025·0 cites·20 claims
- 1175US7769016B1Flow control for multi-level buffering schemesJUNIPER NETWORKS INC·Filed 2009·Granted Aug 3, 2010·5 cites·22 claims
- 1274US7085849B1Scheduler systems and methods for transmit system interfacesJUNIPER NETWORKS INC·Filed 2002·Granted Aug 1, 2006·16 cites·31 claims
- 1373US9116814B1Use of cache to reduce memory bandwidth pressure with processing pipelineJUNIPER NETWORKS INC·Filed 2013·Granted Aug 25, 2015·3 cites·20 claims
- 1473US6279100B1Local stall control method and structure in a microprocessorSUN MICROSYSTEMS INC·Filed 1998·Granted Aug 21, 2001·66 cites·27 claims
- 1572US8799909B1System and method for independent synchronous and asynchronous transaction requestsLIBBY JEFFREY G·Filed 2008·Granted Aug 5, 2014·6 cites·19 claims
- 1670US7519728B1Merge systems and methods for transmit systems interfacesJUNIPER NETWORKS INC·Filed 2002·Granted Apr 14, 2009·13 cites·15 claims
- 1764US8627007B1Use of cache to reduce memory bandwidth pressure with processing pipelineHUANG JIANHUI·Filed 2009·Granted Jan 7, 2014·4 cites·20 claims
- 1863US8621100B1Merge systems and methods for transmit system interfacesYELURI SHARADA·Filed 2009·Granted Dec 31, 2013·3 cites·21 claims
- 1962US8498306B2Maintaining data unit order in a network switching deviceFRAILONG JEAN-MARC·Filed 2011·Granted Jul 30, 2013·1 cites·20 claims
- 2060US9026424B1Emulation of multiple instruction setsLIBBY JEFFREY G·Filed 2008·Granted May 5, 2015·2 cites·20 claims
- 2155US6542988B1Sending both a load instruction and retrieved data from a load buffer to an annex prior to forwarding the load data to register fileSUN MICROSYSTEMS INC·Filed 1999·Granted Apr 1, 2003·33 cites·19 claims
- 2251US7089405B2Index-based scoreboarding system and methodSUN MICROSYSTEMS INC·Filed 2001·Granted Aug 8, 2006·2 cites·15 claims
- 2351US6928534B2Forwarding load data to younger instructions in annexSUN MICROSYSTEMS INC·Filed 2002·Granted Aug 9, 2005·2 cites·15 claims
- 2449US8015312B2Scheduler for transmit system interfacesJUNIPER NETWORKS INC·Filed 2010·Granted Sep 6, 2011·0 cites·20 claims
- 2546US8332622B2Branching to target address by adding value selected from programmable offset table to base address specified in branch instructionGUPTA ANURAG P·Filed 2011·Granted Dec 11, 2012·0 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →