Inventor · disambiguated record
Dana Marie Woeste
Also filed as: WOESTE DANA M · WOESTE DANA MARIE
12 granted patents·2 pending applications·228 citations·filing 1998–2008
90Inventor score
Top patents by PatentIndex Score
14 records- 0186US6232806B1Multiple-mode clock distribution apparatus and method with adaptive skew compensationIBM·Filed 1998·Granted May 15, 2001·131 cites·37 claims
- 0281US7945805B2Architecture for a physical interface of a high speed front side busIBM·Filed 2007·Granted May 17, 2011·9 cites·17 claims
- 0378US5903195AAutomatically ranging phase locked loop circuit for microprocessor clock generationIBM·Filed 1998·Granted May 11, 1999·44 cites·11 claims
- 0467US7624297B2Architecture for a physical interface of a high speed front side busIBM·Filed 2006·Granted Nov 24, 2009·3 cites·17 claims
- 0562US7474144B2Ratioed feedback body voltage bias generatorIBM·Filed 2006·Granted Jan 6, 2009·4 cites·3 claims
- 0659US6218901B1High speed differential output driver with increased voltage swing and predrive common mode adjustmentIBM·Filed 1999·Granted Apr 17, 2001·15 cites·12 claims
- 0757US6060939ADigitally controlled differential delay line circuit and method of controlling sameIBM·Filed 1998·Granted May 9, 2000·14 cites·30 claims
- 0856US8310298B2Ratioed feedback body voltage bias generatorBAUMGARTNER STEVEN J·Filed 2007·Granted Nov 13, 2012·1 cites·18 claims
- 0947US7940878B2Unlock mode in source synchronous receiversIBM·Filed 2007·Granted May 10, 2011·0 cites·20 claims
- 1043US7652523B2Ratioed feedback body voltage bias generatorIBM·Filed 2008·Granted Jan 26, 2010·0 cites·8 claims
- 1141US6859092B2Method and low voltage CMOS circuit for generating voltage and current referencesIBM·Filed 2003·Granted Feb 22, 2005·3 cites·18 claims
- 1236US6342793B1Method and system for sending large numbers of CMOS control signals into a separate quiet analog power domainIBM·Filed 1999·Granted Jan 29, 2002·4 cites·16 claims
- 1335US2009189671A1Method and Apparatus for Improvement of Matching FET Currents Using a Digital to Analog ConverterBAUMGARTNER STEVEN JOHN·Filed 2008·Application pending·0 cites
- 1435US2009193372A1Design Structure for Improvement of Matching FET Currents Using a Digital to Analog ConverterBAUMGARTNER STEVEN JOHN·Filed 2008·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →