Inventor · disambiguated record
Kevin John Nowka
Also filed as: NOWKA KEVIN · NOWKA KEVIN J · NOWKA KEVIN JOHN
80 granted patents·6 pending applications·1,705 citations·filing 1998–2012
99Inventor score
Top patents by PatentIndex Score
86 records- 0197US6836849B2Method and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirementsIBM·Filed 2001·Granted Dec 28, 2004·178 cites·33 claims
- 0297US6221769B1Method for integrated circuit power and electrical connections via through-wafer interconnectsIBM·Filed 1999·Granted Apr 24, 2001·254 cites·22 claims
- 0394US7219244B2Control circuitry for power gating virtual power supply rails at differing voltage potentialsIBM·Filed 2005·Granted May 15, 2007·27 cites·20 claims
- 0490US7349271B2Cascaded test circuit with inter-bitline drive devices for evaluating memory cell performanceIBM·Filed 2005·Granted Mar 25, 2008·21 cites·14 claims
- 0590US6515530B1Dynamically scalable low voltage clock generation systemIBM·Filed 2001·Granted Feb 4, 2003·65 cites·26 claims
- 0690US6014763AAt-speed scan testingIBM·Filed 1998·Granted Jan 11, 2000·75 cites·27 claims
- 0789US7276932B2Power-gating cell for virtual power rail controlIBM·Filed 2004·Granted Oct 2, 2007·39 cites·16 claims
- 0888US7353007B2Digital transmission circuit and method providing selectable power consumption via multiple weighted drive slicesIBM·Filed 2005·Granted Apr 1, 2008·14 cites·13 claims
- 0988US6763367B2Pre-reduction technique within a multiplier/accumulator architectureIBM·Filed 2000·Granted Jul 13, 2004·57 cites·10 claims
- 1088US6650163B1Clock generator for integrated circuitIBM·Filed 2002·Granted Nov 18, 2003·25 cites·19 claims
- 1187US7668037B2Storage array including a local clock buffer with programmable timingIBM·Filed 2007·Granted Feb 23, 2010·18 cites·25 claims
- 1286US7409305B1Pulsed ring oscillator circuit for storage cell read timing evaluationIBM·Filed 2007·Granted Aug 5, 2008·11 cites·17 claims
- 1386US6501304B1Glitch-less clock selectorIBM·Filed 2001·Granted Dec 31, 2002·44 cites·23 claims
- 1485US7952422B2Methods and apparatus for varying a supply voltage or reference voltage using independent control of diode voltage in asymmetrical double-gate devicesIBM·Filed 2009·Granted May 31, 2011·11 cites·6 claims
- 1585US6717452B2Level shifterIBM·Filed 2002·Granted Apr 6, 2004·26 cites·1 claims
- 1684US6580293B1Body-contacted and double gate-contacted differential logic circuit and method of operationIBM·Filed 2001·Granted Jun 17, 2003·27 cites·22 claims
- 1783US8261138B2Test structure for characterizing multi-port static random access memory and register file arraysCHANG LELAND·Filed 2006·Granted Sep 4, 2012·12 cites·12 claims
- 1883US7298176B2Dual-gate dynamic logic circuit with pre-charge keeperIBM·Filed 2005·Granted Nov 20, 2007·12 cites·20 claims
- 1983US7266707B2Dynamic leakage control circuitIBM·Filed 2004·Granted Sep 4, 2007·34 cites·17 claims
- 2083US7129754B2Controlled load limited switch dynamic logic circuitryIBM·Filed 2005·Granted Oct 31, 2006·13 cites·19 claims
- 2183US6483888B1Clock divider with bypass and stop clockIBM·Filed 2001·Granted Nov 19, 2002·34 cites·20 claims
- 2283US6441667B1Multiphase clock generatorIBM·Filed 2001·Granted Aug 27, 2002·29 cites·30 claims
- 2382US6570408B2Charge recovery for dynamic circuitsIBM·Filed 2001·Granted May 27, 2003·24 cites·18 claims
- 2481US7620510B2Pulsed ring oscillator circuit for storage cell read timing evaluationIBM·Filed 2008·Granted Nov 17, 2009·10 cites·20 claims
- 2581US6404235B1System and method for reducing latency in a dynamic circuitIBM·Filed 2000·Granted Jun 11, 2002·23 cites·13 claims
- 2680US7864625B2Optimizing SRAM performance over extended voltage or process range using self-timed calibration of local clock generatorIBM·Filed 2008·Granted Jan 4, 2011·11 cites·20 claims
- 2780US7522670B2Digital transmission circuit and method providing selectable power consumption via single-ended or differential operationIBM·Filed 2005·Granted Apr 21, 2009·9 cites·21 claims
- 2880US7336105B2Dual gate transistor keeper dynamic logicIBM·Filed 2005·Granted Feb 26, 2008·9 cites·14 claims
- 2980US6809602B2Multi-mode VCOIBM·Filed 2001·Granted Oct 26, 2004·22 cites·24 claims
- 3079US6872991B1Low gate-leakage virtual rail circuitIBM·Filed 2004·Granted Mar 29, 2005·20 cites·28 claims
- 3179US6529084B1Interleaved feedforward VCO and PLLIBM·Filed 2001·Granted Mar 4, 2003·23 cites·23 claims
- 3278US7545690B2Method for evaluating memory cell performanceIBM·Filed 2007·Granted Jun 9, 2009·9 cites·8 claims
- 3378US7088141B2Multi-threshold complementary metal-oxide semiconductor (MTCMOS) bus circuit and method for reducing bus power consumption via pulsed standby switchingIBM·Filed 2004·Granted Aug 8, 2006·21 cites·20 claims
- 3478US6980018B2Self limiting gate leakage driverINTERNATIIONAL BUSINESS MACHIN·Filed 2004·Granted Dec 27, 2005·20 cites·20 claims
- 3578US6578063B15-to-2 binary adderIBM·Filed 2000·Granted Jun 10, 2003·26 cites·10 claims
- 3677US6753698B2Low power low voltage transistor—transistor logic I/O driverIBM·Filed 2002·Granted Jun 22, 2004·20 cites·11 claims
- 3776US6636996B2Method and apparatus for testing pipelined dynamic logicIBM·Filed 2000·Granted Oct 21, 2003·19 cites·20 claims
- 3874US6675182B1Method and apparatus for performing rotate operations using cascaded multiplexersIBM·Filed 2000·Granted Jan 6, 2004·21 cites·6 claims
- 3974US6598153B1Processor and method that accelerate evaluation of pairs of condition-setting and branch instructionsIBM·Filed 1999·Granted Jul 22, 2003·64 cites·17 claims
- 4074US6335900B1Method and apparatus for selectable wordline boosting in a memory deviceIBM·Filed 2000·Granted Jan 1, 2002·20 cites·11 claims
- 4172US6629235B1Condition code register architecture for supporting multiple execution unitsIBM·Filed 2000·Granted Sep 30, 2003·17 cites·12 claims
- 4272US6288572B1Method and apparatus for reducing leakage in dynamic silicon-on-insulator logic circuitsIBM·Filed 2000·Granted Sep 11, 2001·15 cites·20 claims
- 4370US8555119B2Test structure for characterizing multi-port static random access memory and register file arraysCHANG LELAND·Filed 2012·Granted Oct 8, 2013·3 cites·9 claims
- 4470US7760565B2Wordline-to-bitline output timing ring oscillator circuit for evaluating storage array performanceIBM·Filed 2007·Granted Jul 20, 2010·7 cites·20 claims
- 4570US7564259B2Digital circuit with dynamic power and performance control via per-block selectable operating voltageIBM·Filed 2005·Granted Jul 21, 2009·6 cites·16 claims
- 4669US6529082B1Dual mode charge pumpIBM·Filed 2001·Granted Mar 4, 2003·16 cites·19 claims
- 4768US7046063B2Interface circuit for coupling between logic circuit domainsIBM·Filed 2004·Granted May 16, 2006·12 cites·24 claims
- 4867US7636556B2Digital transmission circuit and method providing selectable power consumption via multiple weighted driver slicesIBM·Filed 2008·Granted Dec 22, 2009·2 cites·11 claims
- 4966US6480049B2Multiphase clock generatorIBM·Filed 2001·Granted Nov 12, 2002·11 cites·48 claims
- 5065US6594679B1Leading-zero anticipator having an independent sign bit determination moduleIBM·Filed 2000·Granted Jul 15, 2003·13 cites·10 claims
Showing the top 50 of 86 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →