Inventor · disambiguated record
Michael G. Butler
Also filed as: BUTLER MICHAEL · BUTLER MICHAEL G · BUTLER MICHAEL GERARD
11 granted patents·4 pending applications·233 citations·filing 2000–2011
91Inventor score
Files withADVANCED MICRO DEVICES INC7FUJITSU LTD3DHODAPKAR ASHUTOSH S2VENKATARAMANAN GANESH2BUTLER MICHAEL G1
Top patents by PatentIndex Score
15 records- 0196US7937563B2Voltage droop mitigation through instruction issue throttlingADVANCED MICRO DEVICES INC·Filed 2008·Granted May 3, 2011·70 cites·17 claims
- 0290US7743232B2Multiple-core processor with hierarchical microcode storeADVANCED MICRO DEVICES INC·Filed 2007·Granted Jun 22, 2010·27 cites·20 claims
- 0387US7861066B2Mechanism for predicting and suppressing instruction replay in a processorADVANCED MICRO DEVICES INC·Filed 2007·Granted Dec 28, 2010·18 cites·18 claims
- 0487US6519730B1Computer and error recovery method for the sameFUJITSU LTD·Filed 2000·Granted Feb 11, 2003·51 cites·14 claims
- 0576US7130991B1Method and apparatus for loop detection utilizing multiple loop counters and a branch promotion schemeADVANCED MICRO DEVICES INC·Filed 2003·Granted Oct 31, 2006·23 cites·20 claims
- 0672US7734873B2Caching of microcode emulation memoryADVANCED MICRO DEVICES INC·Filed 2007·Granted Jun 8, 2010·8 cites·20 claims
- 0772US6553477B1Microprocessor and address translation method for microprocessorFUJITSU LTD·Filed 2000·Granted Apr 22, 2003·23 cites·31 claims
- 0863US8787058B2Selectable multi-way comparatorVENKATARAMANAN GANESH·Filed 2011·Granted Jul 22, 2014·3 cites·12 claims
- 0959US7076635B1Method and apparatus for reducing instruction TLB accessesADVANCED MICRO DEVICES INC·Filed 2003·Granted Jul 11, 2006·8 cites·21 claims
- 1052US7293162B2Split data-flow scheduling mechanismFUJITSU LTD·Filed 2002·Granted Nov 6, 2007·2 cites·38 claims
- 1146US2009183035A1Processor including hybrid redundancy for logic error protectionBUTLER MICHAEL G·Filed 2008·Application pending·0 cites
- 1246US2009172370A1Eager execution in a processing pipeline having multiple integer execution unitsADVANCED MICRO DEVICES INC·Filed 2007·Application pending·0 cites
- 1341US8214602B2Efficient load queue snoopingDHODAPKAR ASHUTOSH S·Filed 2008·Granted Jul 3, 2012·0 cites·18 claims
- 1440US2013117543A1Low overhead operation latency aware schedulerVENKATARAMANAN GANESH·Filed 2011·Application pending·0 cites
- 1537US2008148026A1Checkpoint Efficiency Using a Confidence IndicatorDHODAPKAR ASHUTOSH S·Filed 2006·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →