Inventor · disambiguated record
Dennis W. Brzezinski
Also filed as: BRZEZINSKI DENNIS · BRZEZINSKI DENNIS W
23 granted patents·966 citations·filing 1992–2012
97Inventor score
Top patents by PatentIndex Score
23 records- 0197US8862973B2Method and system for error management in a memory deviceBAINS KULJIT S·Filed 2009·Granted Oct 14, 2014·91 cites·29 claims
- 0296US7644347B2Silent data corruption mitigation using error correction code with embedded signaling fault detectionINTEL CORP·Filed 2005·Granted Jan 5, 2010·84 cites·19 claims
- 0393US5608610AMechanically floating multi-chip substrateHEWLETT PACKARD CO·Filed 1995·Granted Mar 4, 1997·160 cites·7 claims
- 0493US5323292AIntegrated multi-chip module having a conformal chip/heat exchanger interfaceHEWLETT PACKARD CO·Filed 1992·Granted Jun 21, 1994·167 cites·14 claims
- 0592US7734980B2Mitigating silent data corruption in a buffered memory module architectureINTEL CORP·Filed 2005·Granted Jun 8, 2010·30 cites·27 claims
- 0686US8990506B2Replacing cache lines in a cache memory based at least in part on cache coherency state informationCHERUKURI NAVEEN·Filed 2009·Granted Mar 24, 2015·17 cites·20 claims
- 0786US8135999B2Disabling outbound drivers for a last memory buffer on a memory channelMORROW WARREN·Filed 2010·Granted Mar 13, 2012·7 cites·4 claims
- 0886US7386768B2Memory channel with bit lane fail-overINTEL CORP·Filed 2003·Granted Jun 10, 2008·29 cites·4 claims
- 0984US8612828B2Error correction mechanisms for 8-bit memory devicesBRZEZINSKI DENNIS W·Filed 2009·Granted Dec 17, 2013·17 cites·14 claims
- 1082US5341321AFloating point arithmetic unit using modified Newton-Raphson technique for division and square rootHEWLETT PACKARD CO·Filed 1993·Granted Aug 23, 1994·78 cites·9 claims
- 1181US5515308AFloating point arithmetic unit using modified Newton-Raphson technique for division and square rootHEWLETT PACKARD CO·Filed 1995·Granted May 7, 1996·86 cites·10 claims
- 1279US8489944B2Disabling outbound drivers for a last memory buffer on a memory channelMORROW WARREN·Filed 2012·Granted Jul 16, 2013·4 cites·15 claims
- 1379US8020056B2Memory channel with bit lane fail-overINTEL CORP·Filed 2010·Granted Sep 13, 2011·4 cites·11 claims
- 1477US7761753B2Memory channel with bit lane fail-overINTEL CORP·Filed 2008·Granted Jul 20, 2010·4 cites·19 claims
- 1576US9158616B2Method and system for error management in a memory deviceBAINS KULJIT S·Filed 2012·Granted Oct 13, 2015·4 cites·16 claims
- 1676US8196009B2Systems, methods, and apparatuses to transfer data and data mask bits in a common frame with a shared error bit codeBAINS KULJIT S·Filed 2008·Granted Jun 5, 2012·7 cites·29 claims
- 1775US8438452B2Poison bit error checking code schemeAGARWAL RAJAT·Filed 2008·Granted May 7, 2013·8 cites·20 claims
- 1875US5631859AFloating point arithmetic unit having logic for quad precision arithmeticHEWLETT PACKARD CO·Filed 1994·Granted May 20, 1997·79 cites·21 claims
- 1974US5689653AVector memory operationsHEWLETT PACKARD CO·Filed 1995·Granted Nov 18, 1997·73 cites·20 claims
- 2069US8510612B2Disabling outbound drivers for a last memory buffer on a memory channelVOGT PETE D·Filed 2012·Granted Aug 13, 2013·1 cites·9 claims
- 2155US8250435B2Memory error detection and/or correctionBLANKENSHIP ROBERT G·Filed 2009·Granted Aug 21, 2012·2 cites·19 claims
- 2254US8286039B2Disabling outbound drivers for a last memory buffer on a memory channelVOGT PETE D·Filed 2011·Granted Oct 9, 2012·0 cites·4 claims
- 2343US5801977ASystem and method for clipping integersHEWLETT PACKARD CO·Filed 1997·Granted Sep 1, 1998·14 cites·27 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →