Inventor · disambiguated record
Hiroyuki Shindou
Also filed as: SHINDOU HIROYUKI
2 granted patents·39 citations·filing 2006–2006
62Inventor score
Technology areasH03K
Files withJAPAN AEROSPACE EXPLORATION2
Top patents by PatentIndex Score
2 records- 0186US7504850B2Single-event-effect tolerant SOI-based inverter, NAND element, NOR element, semiconductor memory device and data latch circuitJAPAN AEROSPACE EXPLORATION·Filed 2006·Granted Mar 17, 2009·27 cites·14 claims
- 0274US7576583B2Single-event effect tolerant latch circuit and flip-flop circuitJAPAN AEROSPACE EXPLORATION·Filed 2006·Granted Aug 18, 2009·12 cites·34 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →