Inventor · disambiguated record
Hideyuki Yokou
Also filed as: YOKOU HIDEYUKI
12 granted patents·1 pending application·55 citations·filing 2003–2014
89Inventor score
Top patents by PatentIndex Score
13 records- 0187US8717839B2Semiconductor device having plural penetration electrodes penetrating through semiconductor substrate and testing method thereofYOKOU HIDEYUKI·Filed 2012·Granted May 6, 2014·13 cites·20 claims
- 0283US9411015B2Semiconductor device having penetrating electrodes each penetrating through substratePS4 LUXCO SARL·Filed 2013·Granted Aug 9, 2016·7 cites·20 claims
- 0381US8760902B2Semiconductor systemELPIDA MEMORY INC·Filed 2013·Granted Jun 24, 2014·4 cites·31 claims
- 0479US9053771B2Semiconductor systemPS4 LUXCO SARL·Filed 2014·Granted Jun 9, 2015·3 cites·24 claims
- 0579US8766664B2Semiconductor device including output circuit constituted of plural unit buffer circuits in which impedance thereof are adjustableELPIDA MEMORY INC·Filed 2012·Granted Jul 1, 2014·6 cites·20 claims
- 0669US8952498B2Semiconductor device having plural stacked chipsSHIGEZANE YASUYUKI·Filed 2012·Granted Feb 10, 2015·4 cites·19 claims
- 0766US9368189B2Semiconductor device including output circuit constituted of plural unit buffer circuits in which impedance thereof are adjustablePS4 LUXCO SARL·Filed 2014·Granted Jun 14, 2016·2 cites·20 claims
- 0864US7986150B2Calibration circuitELPIDA MEMORY INC·Filed 2007·Granted Jul 26, 2011·4 cites·18 claims
- 0960US9379600B2Semiconductor device that can cancel noise in bias line to which bias current flowsPS4 LUXCO SARL·Filed 2014·Granted Jun 28, 2016·1 cites·14 claims
- 1059US8390318B2Semiconductor device having calibration circuit for adjusting output impedance of output buffer circuitYOKOU HIDEYUKI·Filed 2012·Granted Mar 5, 2013·3 cites·12 claims
- 1154US6809946B2Semiconductor memory device and method of controlling the sameELPIDA MEMORY INC·Filed 2003·Granted Oct 26, 2004·8 cites·18 claims
- 1246US8665008B2Semiconductor device that can cancel noise in bias line to which bias current flowsYOKOU HIDEYUKI·Filed 2012·Granted Mar 4, 2014·0 cites·20 claims
- 1337US2012262196A1Semiconductor device including plural core chips and interface chip that controls the core chips and control method thereofYOKOU HIDEYUKI·Filed 2012·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →