Inventor · disambiguated record
William B. Andrews
Also filed as: ANDREWS WILLIAM · ANDREWS WILLIAM B
38 granted patents·1 pending application·898 citations·filing 1997–2011
98Inventor score
Top patents by PatentIndex Score
39 records- 0198US6480026B2Multi-functional I/O buffers in a field programmable gate array (FPGA)LATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Nov 12, 2002·111 cites·10 claims
- 0297US6472904B2Double data rate input and output in a programmable logic deviceLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Oct 29, 2002·71 cites·2 claims
- 0393US6020755AHybrid programmable gate arraysLUCENT TECHNOLOGIES INC·Filed 1997·Granted Feb 1, 2000·187 cites·10 claims
- 0491US6975137B1Programmable logic devices with integrated standard-cell logic blocksLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted Dec 13, 2005·20 cites·18 claims
- 0590US7605609B1Programmable level shifterLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Oct 20, 2009·19 cites·16 claims
- 0690US7535258B1Programmable current output and common-mode voltage bufferLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted May 19, 2009·25 cites·17 claims
- 0790US7495467B2Temperature-independent, linear on-chip termination resistanceLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted Feb 24, 2009·16 cites·19 claims
- 0889US8324934B1Programmable bufferTRUONG KEITH·Filed 2011·Granted Dec 4, 2012·27 cites·21 claims
- 0989US6870395B2Programmable logic devices with integrated standard-cell logic blocksLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Mar 22, 2005·36 cites·27 claims
- 1087US6967500B1Electronic circuit with on-chip programmable terminationsLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Nov 22, 2005·36 cites·21 claims
- 1183US7009433B2Digitally controlled delay cellsLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Mar 7, 2006·35 cites·18 claims
- 1283US6064225AGlobal signal distribution with reduced routing tracks in an FPGALUCENT TECHNOLOGIES INC·Filed 1998·Granted May 16, 2000·46 cites·23 claims
- 1382US7262630B1Programmable termination for single-ended and differential schemesLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted Aug 28, 2007·11 cites·30 claims
- 1482US7009423B1Programmable I/O interfaces for FPGAs and other PLDsLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted Mar 7, 2006·12 cites·20 claims
- 1582US6873187B1Method and apparatus for controlling signal distribution in an electronic circuitLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Mar 29, 2005·36 cites·15 claims
- 1680US6970047B1Programmable lock detector and correctorLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Nov 29, 2005·28 cites·21 claims
- 1776US7547995B1Dynamic over-voltage protection scheme for interface circuitryLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Jun 16, 2009·8 cites·9 claims
- 1876US6924659B1Programmable signal termination for FPGAs and the likeLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Aug 2, 2005·23 cites·19 claims
- 1974US7034596B2Adaptive input logic for phase adjustmentsLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Apr 25, 2006·20 cites·22 claims
- 2074US6124732ASignaling voltage range discriminatorLUCENT TECHNOLOGIES INC·Filed 1998·Granted Sep 26, 2000·30 cites·35 claims
- 2173US7863931B1Flexible delay cell architectureLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Jan 4, 2011·7 cites·5 claims
- 2272US6952115B1Programmable I/O interfaces for FPGAs and other PLDsLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Oct 4, 2005·17 cites·21 claims
- 2371US6486705B2Signal distribution scheme in field programmable gate array (FPGA) or field programmable system chip (FPSC) including cycle stealing unitsLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Nov 26, 2002·9 cites·9 claims
- 2470US8384428B1Pre-configuration programmability of I/O circuitryLATTICE SEMICONDUCTOR CORP·Filed 2011·Granted Feb 26, 2013·3 cites·18 claims
- 2570US7586325B1Integrated circuit having independent voltage and process/temperature controlLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Sep 8, 2009·6 cites·12 claims
- 2669US7215148B1Programmable current output bufferLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted May 8, 2007·16 cites·19 claims
- 2762US6859066B1Bank-based input/output buffers with multiple reference voltagesLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Feb 22, 2005·10 cites·16 claims
- 2860US7505752B1Receiver for differential and reference-voltage signaling with programmable common modeLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted Mar 17, 2009·1 cites·19 claims
- 2960US7091763B1Clock generationLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Aug 15, 2006·8 cites·29 claims
- 3057US7215149B1Interface circuitry for electrical systemsLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted May 8, 2007·7 cites·30 claims
- 3155US7844243B1Receiver for differential and reference voltage signaling with programmable common modeLATTICE SEMICONDUCTOR CORP·Filed 2009·Granted Nov 30, 2010·0 cites·4 claims
- 3253US7616029B1Hysteresis-based processing for applications such as signal bias monitorsLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Nov 10, 2009·2 cites·10 claims
- 3352US7714608B1Temperature-independent, linear on-chip termination resistanceLATTICE SEMICONDUCTOR CORP·Filed 2009·Granted May 11, 2010·0 cites·15 claims
- 3451US2008029932A1Molding machine with platen-attached hot runner manifoldSHAPE CORP·Filed 2007·Application pending·0 cites
- 3550US7230810B1Dynamic over-voltage protection scheme for integrated-circuit devicesLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted Jun 12, 2007·4 cites·22 claims
- 3650US6943583B1Programmable I/O structure for FPGAs and the like having reduced pad capacitanceLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Sep 13, 2005·5 cites·24 claims
- 3740US6943582B1Programmable I/O structure for FPGAs and the like having shared circuitryLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Sep 13, 2005·1 cites·34 claims
- 3839US7443192B1Output buffer with digital slew controlLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Oct 28, 2008·0 cites·18 claims
- 3937US6028447AFPGA having predictable open-drain drive modeLUCENT TECHNOLOGIES INC·Filed 1997·Granted Feb 22, 2000·5 cites·12 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →