Inventor · disambiguated record
Shashank S. Ekbote
Also filed as: EKBOTE SHASHANK · EKBOTE SHASHANK S · EKBOTE SHASHANK SURESHCHANDRA
41 granted patents·10 pending applications·327 citations·filing 2002–2018
97Inventor score
Top patents by PatentIndex Score
51 records- 0197US6930007B2Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performanceTEXAS INSTRUMENTS INC·Filed 2003·Granted Aug 16, 2005·190 cites·2 claims
- 0294US9634138B1Field-effect transistor (FET) devices employing adjacent asymmetric active gate / dummy gate width layoutQUALCOMM INC·Filed 2016·Granted Apr 25, 2017·15 cites·19 claims
- 0394US9093298B2Silicide formation due to improved SiGe facetingTEXAS INSTRUMENTS INC·Filed 2013·Granted Jul 28, 2015·14 cites·12 claims
- 0492US10861852B2Three-dimensional (3D), vertically-integrated field-effect transistors (FETs) for complementary metal-oxide semiconductor (CMOS) cell circuitsQUALCOMM INC·Filed 2018·Granted Dec 8, 2020·10 cites·34 claims
- 0586US9812452B2Method to form silicide and contact at embedded epitaxial facetTEXAS INSTRUMENTS INC·Filed 2016·Granted Nov 7, 2017·4 cites·17 claims
- 0684US10490558B2Reducing or avoiding mechanical stress in static random access memory (SRAM) strap cellsQUALCOMM INC·Filed 2017·Granted Nov 26, 2019·4 cites·14 claims
- 0784US9882051B1Fin field effect transistors (FETs) (FinFETs) employing dielectric material layers to apply stress to channel regionsQUALCOMM INC·Filed 2016·Granted Jan 30, 2018·4 cites·23 claims
- 0882US7718482B2CD gate bias reduction and differential N+ poly doping for CMOS circuitsTEXAS INSTRUMENTS INC·Filed 2007·Granted May 18, 2010·9 cites·15 claims
- 0981US10062768B2Field-effect transistor (FET) devices employing adjacent asymmetric active gate / dummy gate width layoutQUALCOMM INC·Filed 2017·Granted Aug 28, 2018·3 cites·16 claims
- 1080US7537988B2Differential offset spacerTEXAS INSTRUMENTS INC·Filed 2007·Granted May 26, 2009·8 cites·20 claims
- 1178US9412741B2Integration of analog transistorTEXAS INSTRUMENTS INC·Filed 2015·Granted Aug 9, 2016·2 cites·6 claims
- 1278US8748256B2Integrated circuit having silicide block resistorZHAO SONG·Filed 2012·Granted Jun 10, 2014·7 cites·11 claims
- 1377US7812401B2MOS device and process having low resistance silicide interface using additional source/drain implantTEXAS INSTRUMENTS INC·Filed 2010·Granted Oct 12, 2010·3 cites·8 claims
- 1477US7727838B2Method to improve transistor Tox using high-angle implants with no additional masksTEXAS INSTRUMENTS INC·Filed 2007·Granted Jun 1, 2010·5 cites·33 claims
- 1573US9202810B2Integration of analog transistorTEXAS INSTRUMENTS INC·Filed 2014·Granted Dec 1, 2015·2 cites·14 claims
- 1673US7682892B2MOS device and process having low resistance silicide interface using additional source/drain implantTEXAS INSTRUMENTS INC·Filed 2007·Granted Mar 23, 2010·3 cites·13 claims
- 1772US7897513B2Method for forming a metal silicideTEXAS INSTRUMENTS INC·Filed 2007·Granted Mar 1, 2011·5 cites·19 claims
- 1870US8405154B2Low cost transistors using gate orientation and optimized implantsBENAISSA KAMEL·Filed 2011·Granted Mar 26, 2013·2 cites·3 claims
- 1968US8119470B2Mitigation of gate to contact capacitance in CMOS flowEKBOTE SHASHANK SURESHCHANDRA·Filed 2007·Granted Feb 21, 2012·6 cites·10 claims
- 2067US10304957B2FinFET with reduced series total resistanceQUALCOMM INC·Filed 2016·Granted May 28, 2019·1 cites·13 claims
- 2167US9202883B2Silicide formation due to improved SiGe facetingTEXAS INSTRUMENTS INC·Filed 2015·Granted Dec 1, 2015·1 cites·8 claims
- 2267US7994009B2Low cost transistors using gate orientation and optimized implantsBENAISSA KAMEL·Filed 2009·Granted Aug 9, 2011·2 cites·17 claims
- 2366US7795122B2Antimony ion implantation for semiconductor componentsTEXAS INSTRUMENTS INC·Filed 2007·Granted Sep 14, 2010·2 cites·23 claims
- 2464US7892930B2Method to improve transistor tox using SI recessing with no additional masking stepsTEXAS INSTRUMENTS INC·Filed 2007·Granted Feb 22, 2011·2 cites·10 claims
- 2563US8748253B1Memory and logic with shared cryogenic implantsTEXAS INSTRUMENTS INC·Filed 2013·Granted Jun 10, 2014·1 cites·20 claims
- 2663US6930018B2Shallow trench isolation structure and methodTEXAS INSTRUMENTS INC·Filed 2002·Granted Aug 16, 2005·10 cites·16 claims
- 2762US7790561B2Gate sidewall spacer and method of manufacture thereforTEXAS INSTRUMENTS INC·Filed 2005·Granted Sep 7, 2010·1 cites·20 claims
- 2861US6706605B1Transistor formed from stacked disposable sidewall spacerTEXAS INSTRUMENTS INC·Filed 2003·Granted Mar 16, 2004·9 cites·17 claims
- 2957US9508601B2Method to form silicide and contact at embedded epitaxial facetTEXAS INSTRUMENTS INC·Filed 2014·Granted Nov 29, 2016·0 cites·19 claims
- 3055US10008499B2Method to form silicide and contact at embedded epitaxial facetTEXAS INSTRUMENTS INC·Filed 2017·Granted Jun 26, 2018·0 cites·17 claims
- 3155US9406769B2Silicide formation due to improved SiGe facetingTEXAS INSTRUMENTS INC·Filed 2015·Granted Aug 2, 2016·0 cites·8 claims
- 3254US9922971B2Integration of analog transistorTEXAS INSTRUMENTS INC·Filed 2016·Granted Mar 20, 2018·0 cites·20 claims
- 3354US9496142B2Dummy gate placement methodology to enhance integrated circuit performanceTEXAS INSTRUMENTS INC·Filed 2014·Granted Nov 15, 2016·0 cites·17 claims
- 3453US9136382B2Native devices having improved device characteristics and methods for fabricationQUALCOMM INC·Filed 2013·Granted Sep 15, 2015·0 cites·12 claims
- 3553US9076670B2Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yieldTEXAS INSTRUMENTS INC·Filed 2013·Granted Jul 7, 2015·0 cites·8 claims
- 3652US7572716B2Semiconductor doping with improved activationTEXAS INSTRUMENTS INC·Filed 2007·Granted Aug 11, 2009·0 cites·20 claims
- 3751US9947765B2Dummy gate placement methodology to enhance integrated circuit performanceTEXAS INSTRUMENTS INC·Filed 2016·Granted Apr 17, 2018·0 cites·10 claims
- 3851US9224653B2Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yieldTEXAS INSTRUMENTS INC·Filed 2015·Granted Dec 29, 2015·0 cites·8 claims
- 3951US2009263946A1Device Having Pocketless Regions and Methods of Making the DeviceTEXAS INSTRUMENTS INC·Filed 2009·Application pending·0 cites
- 4048US7601575B2Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performanceTEXAS INSTRUMENTS INC·Filed 2005·Granted Oct 13, 2009·2 cites·18 claims
- 4146US2008179691A1Device Having Pocketless Regions and Method of Making the DeviceBENAISSA KAMEL·Filed 2007·Application pending·0 cites
- 4245US2016093511A1Multigate transistor device and method of isolating adjacent transistors in multigate transistor device using self-aligned diffusion break (sadb)QUALCOMM INC·Filed 2014·Application pending·0 cites
- 4344US2009050980A1Method of forming a semiconductor device with source/drain nitrogen implant, and related deviceTEXAS INSTRUMENTS INC·Filed 2007·Application pending·0 cites
- 4444US2011027954A1Method to improve transistor tox using si recessing with no additional masking stepsTEXAS INSTRUMENTS INC·Filed 2010·Application pending·0 cites
- 4541US8541269B2Native devices having improved device characteristics and methods for fabricationEKBOTE SHASHANK S·Filed 2010·Granted Sep 24, 2013·0 cites·16 claims
- 4641US2008233695A1Integration method of inversion oxide (TOXinv) thickness reduction in CMOS flow without added patternTEXAS INSTRUMENTS INC·Filed 2007·Application pending·0 cites
- 4741US2005247994A1Shallow trench isolation structure and methodMEHRAD FREIDOON·Filed 2005·Application pending·0 cites
- 4840US2007298574A1Method of fabricating different semiconductor device types with reduced sets of pattern levelsTEXAS INSTRUMENTS INC·Filed 2006·Application pending·0 cites
- 4937US2014054710A1Reduction of Proximity Effects in Field-Effect Transistors with Embedded Silicon-Germanium Source and Drain RegionsCHOI YOUN SUNG·Filed 2012·Application pending·0 cites
- 5036US8114729B2Differential poly doping and circuits therefromEKBOTE SHASHANK·Filed 2007·Granted Feb 14, 2012·0 cites·10 claims
Showing the top 50 of 51 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →