Inventor · disambiguated record
Bonnie I. Wang
Also filed as: WANG BONNIE · WANG BONNIE I · WANG BONNIE I-KEH
120 granted patents·4 pending applications·3,460 citations·filing 1995–2016
99Inventor score
Top patents by PatentIndex Score
124 records- 0198US6686769B1Programmable I/O element circuit for high speed logic devicesALTERA CORP·Filed 2001·Granted Feb 3, 2004·146 cites·29 claims
- 0298US6433579B1Programmable logic integrated circuit devices with differential signaling capabilitiesALTERA CORP·Filed 2001·Granted Aug 13, 2002·136 cites·50 claims
- 0398US6271679B1I/O cell configuration for multiple I/O standardsALTERA CORP·Filed 2000·Granted Aug 7, 2001·103 cites·15 claims
- 0497US9099999B1Adjustable drive strength input-output buffer circuitryWANG BONNIE I·Filed 2012·Granted Aug 4, 2015·44 cites·14 claims
- 0597US6292116B1Techniques and circuitry for accurately sampling high frequency data signals input to an integrated circuitALTERA CORP·Filed 2000·Granted Sep 18, 2001·115 cites·20 claims
- 0697US5909126AProgrammable logic array integrated circuit devices with interleaved logic array blocksALTERA CORP·Filed 1996·Granted Jun 1, 1999·133 cites·43 claims
- 0796US9711189B1On-die input reference voltage with self-calibrating duty cycle correctionWANG BONNIE I·Filed 2011·Granted Jul 18, 2017·37 cites·12 claims
- 0896US6825698B2Programmable high speed I/O interfaceALTERA CORP·Filed 2002·Granted Nov 30, 2004·46 cites·38 claims
- 0996US6667641B1Programmable phase shift circuitryALTERA CORP·Filed 2002·Granted Dec 23, 2003·73 cites·27 claims
- 1096US6252419B1LVDS interface incorporating phase-locked loop circuitry for use in programmable logic deviceALTERA CORP·Filed 1999·Granted Jun 26, 2001·113 cites·44 claims
- 1196US6236231B1Programmable logic integrated circuit devices with low voltage differential signaling capabilitiesALTERA CORP·Filed 1999·Granted May 22, 2001·111 cites·16 claims
- 1296US5999015ALogic region resources for programmable logic devicesALTERA CORP·Filed 1997·Granted Dec 7, 1999·128 cites·48 claims
- 1395US8610462B1Input-output circuit and method of improving input-output signalsWANG XIAOBAO·Filed 2011·Granted Dec 17, 2013·20 cites·22 claims
- 1495US7973553B1Techniques for on-chip terminationALTERA CORP·Filed 2010·Granted Jul 5, 2011·32 cites·21 claims
- 1595US7167023B1Multiple data rate interface architectureALTERA CORP·Filed 2005·Granted Jan 23, 2007·20 cites·47 claims
- 1695US6437650B1Phase-locked loop or delay-locked loop circuitry for programmable logic devicesALTERA CORP·Filed 2001·Granted Aug 20, 2002·56 cites·23 claims
- 1795US5982195AProgrammable logic device architecturesALTERA CORP·Filed 1997·Granted Nov 9, 1999·114 cites·21 claims
- 1895US5592102AMeans and apparatus to minimize the effects of silicon processing defects in programmable logic devicesALTERA CORP·Filed 1995·Granted Jan 7, 1997·96 cites·16 claims
- 1994US7218155B1Techniques for controlling on-chip termination resistance using voltage range detectionALTERA CORP·Filed 2005·Granted May 15, 2007·32 cites·23 claims
- 2094US6911860B1On/off reference voltage switch for multiple I/O standardsALTERA CORP·Filed 2001·Granted Jun 28, 2005·59 cites·26 claims
- 2194US6114915AProgrammable wide-range frequency synthesizerALTERA CORP·Filed 1999·Granted Sep 5, 2000·100 cites·17 claims
- 2293US9385718B1Input-output buffer circuit with a gate bias generatorALTERA CORP·Filed 2013·Granted Jul 5, 2016·12 cites·17 claims
- 2393US7116135B2Programmable high speed I/O interfaceALTERA CORP·Filed 2004·Granted Oct 3, 2006·30 cites·45 claims
- 2493US6483886B1Phase-locked loop circuitry for programmable logic devicesALTERA CORP·Filed 1999·Granted Nov 19, 2002·78 cites·39 claims
- 2593US6369624B1Programmable phase shift circuitryALTERA CORP·Filed 1999·Granted Apr 9, 2002·78 cites·26 claims
- 2693US5915017AMethod and apparatus for securing programming data of programmable logic deviceALTERA CORP·Filed 1998·Granted Jun 22, 1999·78 cites·20 claims
- 2792US7236018B1Programmable low-voltage differential signaling output driverALTERA CORP·Filed 2004·Granted Jun 26, 2007·54 cites·12 claims
- 2892US6825692B1Input buffer for multiple differential I/O standardsALTERA CORP·Filed 2002·Granted Nov 30, 2004·38 cites·25 claims
- 2992US6806733B1Multiple data rate interface architectureALTERA CORP·Filed 2002·Granted Oct 19, 2004·48 cites·16 claims
- 3092US6373278B1LVDS interface incorporating phase-locked loop circuitry for use in programmable logic deviceALTERA CORP·Filed 2001·Granted Apr 16, 2002·47 cites·35 claims
- 3191US7425844B1Input buffer for multiple differential I/O standardsALTERA CORP·Filed 2007·Granted Sep 16, 2008·14 cites·24 claims
- 3291US6870413B1Schmitt trigger circuit with adjustable trip point voltagesALTERA CORP·Filed 2001·Granted Mar 22, 2005·47 cites·25 claims
- 3391US6314550B1Cascaded programming with multiple-purpose pinsALTERA CORP·Filed 1998·Granted Nov 6, 2001·57 cites·50 claims
- 3491US6177844B1Phase-locked loop or delay-locked loop circuitry for programmable logic devicesALTERA CORP·Filed 1999·Granted Jan 23, 2001·63 cites·13 claims
- 3590US7205788B1Programmable on-chip differential termination impedanceALTERA CORP·Filed 2005·Granted Apr 17, 2007·18 cites·11 claims
- 3690US6630844B1Supply voltage detection circuitALTERA CORP·Filed 2001·Granted Oct 7, 2003·33 cites·37 claims
- 3789US8531205B1Programmable output bufferWANG BONNIE I·Filed 2012·Granted Sep 10, 2013·10 cites·8 claims
- 3889US6766505B1Parallel programming of programmable logic using register chainsALTERA CORP·Filed 2002·Granted Jul 20, 2004·39 cites·29 claims
- 3989US6661733B1Dual-port SRAM in a programmable logic deviceALTERA CORP·Filed 2001·Granted Dec 9, 2003·39 cites·33 claims
- 4089US6603329B1Systems and methods for on-chip impedance terminationALTERA CORP·Filed 2002·Granted Aug 5, 2003·61 cites·21 claims
- 4188US9330218B1Integrated circuits having input-output circuits with dedicated memory controller circuitryALTERA CORP·Filed 2014·Granted May 3, 2016·11 cites·18 claims
- 4288US9106230B1Input-output circuitry for integrated circuitsALTERA CORP·Filed 2013·Granted Aug 11, 2015·8 cites·20 claims
- 4388US8149038B1Techniques for phase adjustmentSUNG CHIAKANG·Filed 2010·Granted Apr 3, 2012·11 cites·33 claims
- 4488US7590879B1Clock edge de-skewALTERA CORP·Filed 2005·Granted Sep 15, 2009·19 cites·25 claims
- 4587US8575957B2Multiple data rate interface architecturePAN PHILIP·Filed 2011·Granted Nov 5, 2013·5 cites·18 claims
- 4686US7309906B1Apparatus and methods for providing highly effective and area efficient decoupling capacitance in programmable logic devicesALTERA CORP·Filed 2005·Granted Dec 18, 2007·13 cites·15 claims
- 4786US6642758B1Voltage, temperature, and process independent programmable phase shift for PLLALTERA CORP·Filed 2000·Granted Nov 4, 2003·26 cites·24 claims
- 4885US7215143B1Input buffer for multiple differential I/O standardsALTERA CORP·Filed 2004·Granted May 8, 2007·20 cites·30 claims
- 4985US6972593B1Method and apparatus for protecting a circuit during a hot socket conditionALTERA CORP·Filed 2003·Granted Dec 6, 2005·24 cites·19 claims
- 5085US6535031B1Programmable logic integrated circuit devices with low voltage differential signaling capabilitiesALTERA CORP·Filed 2002·Granted Mar 18, 2003·22 cites·22 claims
Showing the top 50 of 124 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →