Inventor · disambiguated record
Aiichiro Inoue
Also filed as: INOUE AIICHIRO
31 granted patents·1 pending application·335 citations·filing 1988–2010
97Inventor score
Top patents by PatentIndex Score
32 records- 0178US8446020B2Multi-chip moduleKOIDE MASATERU·Filed 2010·Granted May 21, 2013·5 cites·8 claims
- 0277US6912650B2Pre-prefetching target of following branch instruction based on past historyFUJITSU LTD·Filed 2001·Granted Jun 28, 2005·21 cites·19 claims
- 0375US6571329B1Detection of overwrite modification by preceding instruction possibility of fetched instruction code using fetched instructions counter and store target addressFUJITSU LTD·Filed 2000·Granted May 27, 2003·21 cites·25 claims
- 0472US7036003B1Instruction processing device and method for controlling branch instruction accompanied by mode changeFUJITSU LTD·Filed 2000·Granted Apr 25, 2006·19 cites·15 claims
- 0567US7350062B2Predicted return address from return stack entry designated by computation unit with multiple inputs including return hit flag and re-fetch signalFUJITSU LTD·Filed 2005·Granted Mar 25, 2008·3 cites·3 claims
- 0667US6898698B1Device predicting a branch of an instruction equivalent to a subroutine return and a method thereofFUJITSU LTD·Filed 2000·Granted May 24, 2005·13 cites·17 claims
- 0765US6535943B1Information processing device enabling floating interrupt to be pending and a method executing an interrupt condition change instructionFUJITSU LTD·Filed 2000·Granted Mar 18, 2003·6 cites·9 claims
- 0862US7765387B2Program counter control method and processor thereof for controlling simultaneous execution of a plurality of instructions including branch instructions using a branch prediction mechanism and a delay instruction for branchingFUJITSU LTD·Filed 2003·Granted Jul 27, 2010·10 cites·28 claims
- 0961US5642500AMethod and apparatus for controlling instruction in pipeline processorFUJITSU LTD·Filed 1994·Granted Jun 24, 1997·36 cites·14 claims
- 1059US6851043B1Branch instruction execution control apparatusFUJITSU LTD·Filed 1999·Granted Feb 1, 2005·34 cites·38 claims
- 1158US7603545B2Instruction control method and processor to process instructions by out-of-order processing using delay instructions for branchingFUJITSU LTD·Filed 2003·Granted Oct 13, 2009·6 cites·23 claims
- 1257US6993638B2Memory access device and method using address translation history tableFUJITSU LTD·Filed 2002·Granted Jan 31, 2006·5 cites·18 claims
- 1356US7246204B2Pre-fetch control device, data processing apparatus and pre-fetch control methodFUJITSU LTD·Filed 2003·Granted Jul 17, 2007·5 cites·33 claims
- 1455US6530016B1Predicted return address selection upon matching target in branch history table with entries in return address stackFUJITSU LTD·Filed 1999·Granted Mar 4, 2003·24 cites·9 claims
- 1555US6502186B2Instruction processing apparatusFUJITSU LTD·Filed 2000·Granted Dec 31, 2002·4 cites·8 claims
- 1654US8464004B2Information processing apparatus, memory control method, and memory control device utilizing local and global snoop control units to maintain cache coherencySUGIZAKI GO·Filed 2008·Granted Jun 11, 2013·1 cites·14 claims
- 1753US7925870B2Return target address prediction by moving entry pointer to return stack popped at completion to deeper one at return instruction fetchFUJITSU LTD·Filed 2003·Granted Apr 12, 2011·2 cites·11 claims
- 1851US4852021ACentralized command transfer control system for connecting processors which independently send and receive commandsFUJITSU LTD·Filed 1988·Granted Jul 25, 1989·20 cites·6 claims
- 1950US5923864AVirtual storage address space access control system including auxiliary translation lookaside bufferFUJITSU LTD·Filed 1990·Granted Jul 13, 1999·21 cites·7 claims
- 2048US2005198480A1Apparatus and method of controlling instruction fetchFUJITSU LTD·Filed 2005·Application pending·0 cites
- 2144US5297267ASystem and method for serialization control of accesses to a common main storageFUJITSU LTD·Filed 1989·Granted Mar 22, 1994·12 cites·23 claims
- 2243US7278010B2Instruction execution apparatus comprising a commit stack entry unitFUJITSU LTD·Filed 2002·Granted Oct 2, 2007·0 cites·10 claims
- 2341US6016541AInstruction controlling system and method thereofFUJITSU LTD·Filed 1998·Granted Jan 18, 2000·16 cites·7 claims
- 2440US6532534B1Information processing apparatus provided with branch history with plurality of designation waysFUJITSU LTD·Filed 1999·Granted Mar 11, 2003·12 cites·15 claims
- 2538US5408620ACircuit for executing conditional branch instructions in pipeline processFUJITSU LTD·Filed 1992·Granted Apr 18, 1995·11 cites·5 claims
- 2636US6421771B1Processor performing parallel operations subject to operand register interference using operand history storageFUJITSU LTD·Filed 1999·Granted Jul 16, 2002·8 cites·17 claims
- 2732US6789185B1Instruction control apparatus and method using micro programFUJITSU LTD·Filed 1999·Granted Sep 7, 2004·5 cites·15 claims
- 2832US5548736AMethod and apparatus overcoming delay introduced by instruction interlocking in pipelined instruction executionFUJITSU LTD·Filed 1994·Granted Aug 20, 1996·5 cites·3 claims
- 2930US6606696B1Virtual storage address space access controlFUJITSU LTD·Filed 1999·Granted Aug 12, 2003·0 cites·14 claims
- 3028US6530013B1Instruction control apparatus for loading plurality of instructions into execution stageFUJITSU LTD·Filed 1999·Granted Mar 4, 2003·2 cites·3 claims
- 3128US5732254APipeline system branch history table storing branch instruction addresses and target addresses with inhibit bitsFUJITSU LTD·Filed 1997·Granted Mar 24, 1998·8 cites·4 claims
- 3227US6754814B1Instruction processing apparatus using a microprogram that implements a re-reading operation by controlling early loading of instructionsFUJITSU LTD·Filed 1999·Granted Jun 22, 2004·0 cites·4 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →