Inventor · disambiguated record
Nori Ogura
Also filed as: OGURA NORI
27 granted patents·2 pending applications·185 citations·filing 2001–2014
96Inventor score
Top patents by PatentIndex Score
29 records- 0189US6549463B2Fast program to program verify methodHALO LSI INC·Filed 2001·Granted Apr 15, 2003·31 cites·7 claims
- 0288US6807105B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Oct 19, 2004·27 cites·4 claims
- 0385US6735118B2CG-WL voltage boosting scheme for twin MONOSHALO LSI INC·Filed 2002·Granted May 11, 2004·37 cites·22 claims
- 0484US7742336B2Trap-charge non-volatile switch connector for programmable logicGUMBO LOGIC INC·Filed 2007·Granted Jun 22, 2010·12 cites·4 claims
- 0580US8139410B2Trap-charge non-volatile switch connector for programmable logicOGURA TOMOKO·Filed 2010·Granted Mar 20, 2012·5 cites·6 claims
- 0678US7352033B2Twin MONOS array for high speed applicationHALO LSI INC·Filed 2005·Granted Apr 1, 2008·8 cites·5 claims
- 0769US9153592B2High density vertical structure nitride flash memoryHALO LSI INC·Filed 2014·Granted Oct 6, 2015·2 cites·15 claims
- 0867US8633544B2Twin MONOS array for high speed applicationSATOH KIMIHIRO·Filed 2008·Granted Jan 21, 2014·4 cites·5 claims
- 0967US8325542B2Complementary reference method for high reliability trap-type non-volatile memoryOGURA NORI·Filed 2009·Granted Dec 4, 2012·6 cites·6 claims
- 1067US6631089B1Bit line decoding scheme and circuit for dual bit memory arrayHALO LSI INC·Filed 2002·Granted Oct 7, 2003·15 cites·35 claims
- 1164US6636438B2Control gate decoder for twin MONOS memory with two bit erase capabilityHALO LSI INC·Filed 2002·Granted Oct 21, 2003·13 cites·27 claims
- 1263US9123419B2Complementary reference method for high reliability trap-type non-volatile memoryHALO LSI INC·Filed 2012·Granted Sep 1, 2015·2 cites·1 claims
- 1361US7936604B2High speed operation method for twin MONOS metal bit arrayHALO LSI INC·Filed 2005·Granted May 3, 2011·4 cites·18 claims
- 1454US6636439B1Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Oct 21, 2003·4 cites·5 claims
- 1554US6628546B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Sep 30, 2003·4 cites·6 claims
- 1653US7046553B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted May 16, 2006·4 cites·4 claims
- 1752US8710576B2High density vertical structure nitride flash memoryOGURA SEIKI·Filed 2009·Granted Apr 29, 2014·1 cites·18 claims
- 1851US7447077B2Referencing scheme for trap memoryHALO LSI INC·Filed 2006·Granted Nov 4, 2008·2 cites·13 claims
- 1948US2014133245A1Twin MONOS Array for High Speed ApplicationHALO LSI INC·Filed 2014·Application pending·0 cites
- 2048US2014133244A1Twin MONOS Array for High Speed ApplicationHALO LSI INC·Filed 2014·Application pending·0 cites
- 2146US6856545B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Feb 15, 2005·2 cites·4 claims
- 2246US6628547B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Sep 30, 2003·2 cites·8 claims
- 2345US8027198B2Trap-charge non-volatile switch connector for programmable logicHALO LSI INC·Filed 2010·Granted Sep 27, 2011·0 cites·6 claims
- 2445US8023326B2Trap-charge non-volatile switch connector for programmable logicHALO LSI INC·Filed 2010·Granted Sep 20, 2011·0 cites·4 claims
- 2544US8089809B2Trap-charge non-volatile switch connector for programmable logicOGURA TOMOKO·Filed 2010·Granted Jan 3, 2012·0 cites·5 claims
- 2641US8174885B2High speed operation method for twin MONOS metal bit arrayOGURA TOMOKO·Filed 2011·Granted May 8, 2012·0 cites·22 claims
- 2737US7301820B2Non-volatile memory dynamic operationsHALO LSI INC·Filed 2005·Granted Nov 27, 2007·0 cites·11 claims
- 2836US7190603B2Nonvolatile memory array organization and usageHALO LSI INC·Filed 2005·Granted Mar 13, 2007·0 cites·20 claims
- 2936US6611461B2Fast program to program verify methodHALO LSI INC·Filed 2003·Granted Aug 26, 2003·0 cites·9 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →