Inventor · disambiguated record
Thomas J. Mozdzen
Also filed as: MOZDZEN THOMAS · MOZDZEN THOMAS J
13 granted patents·1 pending application·364 citations·filing 1994–2004
94Inventor score
Top patents by PatentIndex Score
14 records- 0191US6512401B2Output buffer for high and low voltage busINTEL CORP·Filed 1999·Granted Jan 28, 2003·62 cites·8 claims
- 0284US6903581B2Output buffer for high and low voltage busINTEL CORP·Filed 2002·Granted Jun 7, 2005·24 cites·12 claims
- 0383US5706484AMethod for eliminating transition direction sensitive timing skews in a source synchronous designINTEL CORP·Filed 1995·Granted Jan 6, 1998·48 cites·9 claims
- 0479US6266793B1JTAG boundary scan cell with enhanced testability featureINTEL CORP·Filed 1999·Granted Jul 24, 2001·52 cites·15 claims
- 0567US5537656AMethod and apparatus for a microprocessor to enter and exit a reduced power consumption stateINTEL CORP·Filed 1994·Granted Jul 16, 1996·47 cites·20 claims
- 0664US5726860AMethod and apparatus to reduce cavity size and the bondwire length in three tier PGA packages by interdigitating the VCC/VSSINTEL CORP·Filed 1996·Granted Mar 10, 1998·30 cites·11 claims
- 0759US6247136B1Method and apparatus for capturing data from a non-source synchronous component in a source synchronous environmentINTEL CORP·Filed 1998·Granted Jun 12, 2001·30 cites·26 claims
- 0853US7289382B2Rewritable fuse memoryINTEL CORP·Filed 2003·Granted Oct 30, 2007·7 cites·30 claims
- 0949US5774001AMethod for eliminating multiple output switching timing skews in a source synchronous designINTEL CORP·Filed 1995·Granted Jun 30, 1998·23 cites·10 claims
- 1048US5723995AMethod for eliminating process variation timing skews in a source synchronous designINTEL CORP·Filed 1995·Granted Mar 3, 1998·22 cites·6 claims
- 1146US6493935B1Interleaving a bondwire between two bondwires coupled to a same terminalINTEL CORP·Filed 2000·Granted Dec 17, 2002·2 cites·21 claims
- 1245US6051890AInterleaving a bondwire between two bondwires coupled to a same terminalINTEL CORP·Filed 1997·Granted Apr 18, 2000·10 cites·19 claims
- 1345US2006075296A1Method, apparatus and system for data integrity of state retentive elements under low power modesMENON SANKARAN M·Filed 2004·Application pending·0 cites
- 1438US6020631AMethod and apparatus for connecting a bondwire to a bondring near a viaINTEL CORP·Filed 1998·Granted Feb 1, 2000·7 cites·10 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →