Inventor · disambiguated record
Ali S. Oztaskin
Also filed as: OZTASKIN ALI S · OZTASKIN ALI SERHAN
21 granted patents·2 pending applications·750 citations·filing 1993–2012
96Inventor score
Top patents by PatentIndex Score
23 records- 0187US7702826B2Method and apparatus by utilizing platform support for direct memory access remapping by remote DMA (“RDMA”)-capable devicesINTEL CORP·Filed 2005·Granted Apr 20, 2010·18 cites·24 claims
- 0285US5559965AInput/output adapter cards having a plug and play compliant mode and an assigned resources modeINTEL CORP·Filed 1994·Granted Sep 24, 1996·133 cites·26 claims
- 0383US6347362B1Flexible event monitoring counters in multi-node processor systems and process of operating the sameINTEL CORP·Filed 1998·Granted Feb 12, 2002·106 cites·30 claims
- 0482US6085325AMethod and apparatus for supporting power conservation operation modesINTEL CORP·Filed 1996·Granted Jul 4, 2000·113 cites·9 claims
- 0579US5982425AMethod and apparatus for draining video data from a planarized video bufferINTEL CORP·Filed 1996·Granted Nov 9, 1999·67 cites·29 claims
- 0677US7487284B2Transaction flow and ordering for a packet processing engine, located within an input-output hubINTEL CORP·Filed 2006·Granted Feb 3, 2009·8 cites·24 claims
- 0773US5630094AIntegrated bus bridge and memory controller that enables data streaming to a shared memory of a computer system using snoop ahead transactionsINTEL CORP·Filed 1995·Granted May 13, 1997·60 cites·8 claims
- 0871US7853957B2Doorbell mechanism using protection domainsINTEL CORP·Filed 2005·Granted Dec 14, 2010·5 cites·18 claims
- 0970US7263568B2Interrupt system using event data structuresINTEL CORP·Filed 2004·Granted Aug 28, 2007·15 cites·36 claims
- 1068US5768626AMethod and apparatus for servicing a plurality of FIFO's in a capture gate arrayINTEL CORP·Filed 1997·Granted Jun 16, 1998·55 cites·15 claims
- 1159US5923193AMethod and apparatus for transferring signals between multiple clock timing domainsINTEL CORP·Filed 1996·Granted Jul 13, 1999·44 cites·23 claims
- 1256US5897667AMethod and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst mannerINTEL CORP·Filed 1996·Granted Apr 27, 1999·26 cites·52 claims
- 1355US5479647AClock generation and distribution system for a memory controller with a CPU interface for synchronizing the CPU interface with a microprocessor external to the memory controllerINTEL CORP·Filed 1993·Granted Dec 26, 1995·31 cites·13 claims
- 1452US5838387ADigital video scaling engineINTEL CORP·Filed 1996·Granted Nov 17, 1998·21 cites·18 claims
- 1551US8504795B2Method, system, and program for utilizing a virtualized data structure tableSHAH HEMAL V·Filed 2004·Granted Aug 6, 2013·3 cites·50 claims
- 1651US7694100B2Managing system memory resident device management queuesINTEL CORP·Filed 2004·Granted Apr 6, 2010·3 cites·35 claims
- 1747US9507752B2Methods, apparatus and systems for facilitating RDMA operations with reduced doorbell ringsINTEL CORP·Filed 2012·Granted Nov 29, 2016·0 cites·25 claims
- 1844US6058440AProgrammable and adaptive resource allocation device and resource use recorderINTEL CORP·Filed 1997·Granted May 2, 2000·16 cites·12 claims
- 1942US6115796AIntegrated bus bridge and memory controller that enables data streaming to a shared memory of a computer system using snoop ahead transactionsINTEL CORP·Filed 1997·Granted Sep 5, 2000·12 cites·14 claims
- 2041US5941960AHost initiated PCI burst writes utilizing posted write buffersINTEL CORP·Filed 1998·Granted Aug 24, 1999·12 cites·7 claims
- 2139US2004240388A1System and method for dynamic assignment of timers in a network transport engineFiled 2003·Application pending·0 cites
- 2231US2005024926A1Deskewing data in a bufferFiled 2003·Application pending·0 cites
- 2330US5463744AEmulation of slower speed processorINTEL CORP·Filed 1994·Granted Oct 31, 1995·2 cites·13 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →