Inventor · disambiguated record
Sadhana Madhyastha
Also filed as: MADHYASTHA SADHANA
5 granted patents·42 citations·filing 2000–2003
76Inventor score
Files withINTEL CORP5
Top patents by PatentIndex Score
5 records- 0166US6631093B2Low power precharge scheme for memory bit linesINTEL CORP·Filed 2001·Granted Oct 7, 2003·16 cites·24 claims
- 0263US6629194B2Method and apparatus for low power memory bit line prechargeINTEL CORP·Filed 2001·Granted Sep 30, 2003·11 cites·17 claims
- 0361US6914848B2Word line transistor stacking for leakage controlINTEL CORP·Filed 2003·Granted Jul 5, 2005·15 cites·12 claims
- 0440US6628539B2Multi-entry register cellINTEL CORP·Filed 2001·Granted Sep 30, 2003·0 cites·24 claims
- 0530US6341099B1Reducing power consumption in a data storage deviceINTEL CORP·Filed 2000·Granted Jan 22, 2002·0 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →