Inventor · disambiguated record
Jonathan Graf
Also filed as: GRAF JONATHAN · GRAF JONATHAN P · GRAF JONATHAN PETER
6 granted patents·2 pending applications·119 citations·filing 2007–2025
81Inventor score
Top patents by PatentIndex Score
8 records- 0190US8473754B2Hardware-facilitated secure software execution environmentJONES MARK T·Filed 2007·Granted Jun 25, 2013·70 cites·64 claims
- 0288US7902866B1Wires on demand: run-time communication synthesis for reconfigurable computingVIRGINIA TECH INTELL PROP·Filed 2008·Granted Mar 8, 2011·44 cites·19 claims
- 0386US11531773B2Verification of bitstreamsGRAF RES CORPORATION·Filed 2020·Granted Dec 20, 2022·3 cites·30 claims
- 0473US2025390661A1Computer-implemented creation and verification of a design implementation file corresponding to a hardware design or a software designGRAF RES CORPORATION·Filed 2025·Application pending·0 cites
- 0571US10902132B2Private verification for FPGA bitstreamsGRAF RES CORPORATION·Filed 2017·Granted Jan 26, 2021·2 cites·19 claims
- 0668US2025097059A1Computer technology to ensure an electronic design automation (eda) implementation for electronic circuitry is traceable, auditable, and reproducibleGRAF RES CORPORATION·Filed 2024·Application pending·0 cites
- 0759US12423503B2Computer-implemented verification of a hardware design implementation against a natural language description of the hardware design or software code against a natural language description of a software applicationGRAF RES CORPORATION·Filed 2022·Granted Sep 23, 2025·0 cites·52 claims
- 0859US12166909B2Computer technology to ensure an electronic design automation (EDA) implementation for electronic circuitry is traceable, auditable, and reproducibleGRAF RES CORPORATION·Filed 2022·Granted Dec 10, 2024·0 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →