Inventor · disambiguated record
Timothy E. Hoglund
Also filed as: HOGLUND TIMOTHY · HOGLUND TIMOTHY E
47 granted patents·6 pending applications·1,211 citations·filing 1988–2018
98Inventor score
Files withLSI LOGIC CORP14LSI CORP8AVAGO TECH INT SALES PTE LID7AVAGO TECHNOLOGIES GENERAL IP5SYMBIOS INC2
Top patents by PatentIndex Score
53 records- 0195US8200922B2Storage system snapshot assisted by SSD technologyMCKEAN BRIAN·Filed 2008·Granted Jun 12, 2012·326 cites·19 claims
- 0293US6570853B1Method and apparatus for transmitting data to a node in a distributed data processing systemLSI LOGIC CORP·Filed 2000·Granted May 27, 2003·88 cites·45 claims
- 0393US6009275ACentralized management of resources shared by multiple processing unitsHYUNDAI ELECTRONICS AMERICA·Filed 1996·Granted Dec 28, 1999·212 cites·38 claims
- 0492US8943226B1Interface for heterogeneous PCI-e storage devicesLSI CORP·Filed 2013·Granted Jan 27, 2015·22 cites·18 claims
- 0585US7529877B2Apparatus and methods for simplified SSP link layer processingLSI CORP·Filed 2006·Granted May 5, 2009·15 cites·16 claims
- 0683US8260980B2Simultaneous intermediate proxy direct memory accessWEBER BRET S·Filed 2009·Granted Sep 4, 2012·12 cites·3 claims
- 0782US7849248B2Method and system for combining multiple serial attached small computer system interface (SAS) expandersLSI CORP·Filed 2009·Granted Dec 7, 2010·11 cites·20 claims
- 0881US7689744B1Methods and structure for a SAS/SATA converterLSI CORP·Filed 2005·Granted Mar 30, 2010·17 cites·12 claims
- 0979US6185620B1Single chip protocol engine and data formatter apparatus for off chip host memory to local memory transfer and conversionLSI LOGIC CORP·Filed 1998·Granted Feb 6, 2001·116 cites·18 claims
- 1079US5761424AMethod and apparatus for programmable filtration and generation of information in packetized communication systemsSYMBIOS INC·Filed 1995·Granted Jun 2, 1998·113 cites·27 claims
- 1176US10282301B2Method and system for hardware accelerated read-ahead cachingAVAGO TECH INT SALES PTE LID·Filed 2017·Granted May 7, 2019·2 cites·20 claims
- 1275US10423357B2Devices and methods for managing memory buffersAVAGO TECH INT SALES PTE LID·Filed 2017·Granted Sep 24, 2019·2 cites·20 claims
- 1375US6721826B2Buffer partitioning for managing multiple data streamsLSI LOGIC CORP·Filed 2001·Granted Apr 13, 2004·21 cites·26 claims
- 1473US9424219B2Direct routing between address spaces through a nontransparent peripheral component interconnect express bridgeLSI CORP·Filed 2013·Granted Aug 23, 2016·3 cites·12 claims
- 1572US6925519B2Automatic translation from SCSI command protocol to ATA command protocolLSI LOGIC CORP·Filed 2002·Granted Aug 2, 2005·21 cites·19 claims
- 1670US10649906B2Method and system for hardware accelerated row lock for a write back volumeAVAGO TECH INT SALES PTE LID·Filed 2018·Granted May 12, 2020·1 cites·18 claims
- 1770US10223009B2Method and system for efficient cache buffering supporting variable stripe sizes to enable hardware accelerationAVAGO TECH INT SALES PTE LID·Filed 2016·Granted Mar 5, 2019·1 cites·20 claims
- 1870US6732198B1Methods and apparatus for saving and restoring scatter/gather list processing context in intelligent controllersLSI LOGIC CORP·Filed 2001·Granted May 4, 2004·16 cites·14 claims
- 1970US5777987AMethod and apparatus for using multiple FIFOs to improve flow control and routing in a communications receiverSYMBIOS INC·Filed 1995·Granted Jul 7, 1998·74 cites·16 claims
- 2069US9323658B2Multi-mapped flash RAIDWEBER BRET S·Filed 2009·Granted Apr 26, 2016·4 cites·20 claims
- 2168US9400614B2Method and system for programmable sequencer for processing I/O for various PCIe disk drivesLSI CORP·Filed 2013·Granted Jul 26, 2016·2 cites·17 claims
- 2265US8230134B2Fast path SCSI IOJOHNSON STEPHEN B·Filed 2010·Granted Jul 24, 2012·2 cites·16 claims
- 2364US8332849B2Paravirtualization acceleration through single root I/O virtualizationSOLOMON RICHARD L·Filed 2009·Granted Dec 11, 2012·4 cites·4 claims
- 2463US6647483B1Address translation circuit for processors utilizing a single code imageLSI LOGIC CORP·Filed 2001·Granted Nov 11, 2003·10 cites·19 claims
- 2562US5237660AControl method and apparatus for controlling the data flow rate in a FIFO memory, for synchronous SCSI data transfersNCR CO·Filed 1988·Granted Aug 17, 1993·29 cites·5 claims
- 2660US9043642B2Data manipulation on power failCHON PETER B·Filed 2011·Granted May 26, 2015·2 cites·18 claims
- 2760US8180935B2Methods and apparatus for interconnecting SAS devices using either electrical or optical transceiversPETTY WILLIAM K·Filed 2009·Granted May 15, 2012·3 cites·21 claims
- 2859US8131933B2Methods and systems for communication between storage controllersDAY BRIAN A·Filed 2008·Granted Mar 6, 2012·1 cites·6 claims
- 2958US7590819B2Compact memory management unitLSI LOGIC CORP·Filed 2005·Granted Sep 15, 2009·2 cites·9 claims
- 3057US10108359B2Method and system for efficient cache buffering in a system having parity arms to enable hardware accelerationAVAGO TECHNOLOGIES GENERAL IP·Filed 2016·Granted Oct 23, 2018·0 cites·20 claims
- 3156US10078460B2Memory controller utilizing scatter gather list techniquesAVAGO TECHNOLOGIES GENERAL IP·Filed 2016·Granted Sep 18, 2018·0 cites·20 claims
- 3256US8539096B2Systems and methods for configuring ports of an SAS domainVOORHEES WILLIAM·Filed 2003·Granted Sep 17, 2013·7 cites·17 claims
- 3355US6973524B1Interface for bus independent coreLSI LOGIC CORP·Filed 2000·Granted Dec 6, 2005·4 cites·29 claims
- 3453US6029216AAuto-termination method and apparatus for use with either active high or active low terminatorsLSI LOGIC CORP·Filed 1997·Granted Feb 22, 2000·26 cites·18 claims
- 3550US10282116B2Method and system for hardware accelerated cache flushAVAGO TECH INT SALES PTE LID·Filed 2017·Granted May 7, 2019·0 cites·20 claims
- 3650US6810448B1Method and apparatus for processing chain messages (SGL chaining)LSI LOGIC CORP·Filed 2001·Granted Oct 26, 2004·2 cites·24 claims
- 3749US9436636B2Structure for non-blocking serial attached SCSI infrastructure utilizing virtual pathwaysLSI CORP·Filed 2012·Granted Sep 6, 2016·0 cites·19 claims
- 3848US6721320B1Method and apparatus for fibre channel identification and retrievalLSI LOGIC CORP·Filed 1998·Granted Apr 13, 2004·22 cites·5 claims
- 3945US10528438B2Method and system for handling bad blocks in a hardware accelerated caching solutionAVAGO TECH INT SALES PTE LID·Filed 2017·Granted Jan 7, 2020·0 cites·17 claims
- 4045US9910797B2Space efficient formats for scatter gather listsAVAGO TECHNOLOGIES GENERAL IP·Filed 2015·Granted Mar 6, 2018·0 cites·20 claims
- 4143US10394673B2Method and system for hardware accelerated copybackAVAGO TECH INT SALES PTE LID·Filed 2017·Granted Aug 27, 2019·0 cites·17 claims
- 4243US9910798B2Storage controller cache memory operations that forego region lockingAVAGO TECHNOLOGIES GENERAL IP·Filed 2015·Granted Mar 6, 2018·0 cites·20 claims
- 4343US2020057576A1Method and system for input/output processing for write through to enable hardware accelerationAVAGO TECHNOLOGIES GENERAL IP·Filed 2018·Application pending·0 cites
- 4443US2006031603A1Multi-threaded/multi-issue DMA engine data transfer systemBRADFIELD TRAVIS A·Filed 2004·Application pending·0 cites
- 4541US9286136B1Hash-based region lockingSIMIONESCU HORIA C·Filed 2012·Granted Mar 15, 2016·0 cites·20 claims
- 4640US6747984B1Method and apparatus for transmitting DataLSI LOGIC CORP·Filed 1998·Granted Jun 8, 2004·11 cites·12 claims
- 4739US8751718B2Apparatus and methods for a simplified, multi-client SAS port for management of other devices in an enhanced SAS deviceBASHFORD PATRICK R·Filed 2006·Granted Jun 10, 2014·0 cites·9 claims
- 4839US2010268904A1Apparatus and methods for region lock management assist circuit in a storage systemSHEFFIELD ROBERT L·Filed 2010·Application pending·0 cites
- 4937US2011255689A1Multiple-mode cryptographic module usable with memory controllersLSI CORP·Filed 2010·Application pending·0 cites
- 5036US6321342B1Method and apparatus for interfacing circuits that operate based upon different clock signalsLSI LOGIC CORP·Filed 1999·Granted Nov 20, 2001·7 cites·20 claims
Showing the top 50 of 53 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →