Inventor · disambiguated record
Howard H. Smith
Also filed as: SMITH HOWARD · SMITH HOWARD H · SMITH HOWARD HAROLD · SMITH HOWARD K
24 granted patents·2 pending applications·352 citations·filing 1998–2017
96Inventor score
Files withIBM26
Top patents by PatentIndex Score
26 records- 0183US7971171B2Method and system for electromigration analysis on signal wiringIBM·Filed 2008·Granted Jun 28, 2011·13 cites·22 claims
- 0281US7093206B2Computer aided design method and apparatus for modeling and analyzing on-chip interconnect structuresIBM·Filed 2003·Granted Aug 15, 2006·30 cites·28 claims
- 0380US9582622B1Evaluating on-chip voltage regulationIBM·Filed 2015·Granted Feb 28, 2017·4 cites·20 claims
- 0480US6323050B1Method for evaluating decoupling capacitor placement for VLSI chipsIBM·Filed 2000·Granted Nov 27, 2001·26 cites·17 claims
- 0576US6546529B1Method for performing coupling analysisIBM·Filed 2000·Granted Apr 8, 2003·25 cites·8 claims
- 0672US7269806B2Decoupling capacitance analysis methodIBM·Filed 2006·Granted Sep 11, 2007·4 cites·14 claims
- 0769US7844435B2Integrated circuit chip having on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniquesIBM·Filed 2007·Granted Nov 30, 2010·4 cites·5 claims
- 0868US7346877B2Decoupling capacitance analysis methodIBM·Filed 2006·Granted Mar 18, 2008·3 cites·1 claims
- 0965US6618843B2Method for evaluating decoupling capacitor placement for VLSI chipsIBM·Filed 2001·Granted Sep 9, 2003·9 cites·17 claims
- 1064US9607118B1Evaluating on-chip voltage regulationIBM·Filed 2016·Granted Mar 28, 2017·1 cites·1 claims
- 1164US6279142B1Method of on-chip interconnect designIBM·Filed 1998·Granted Aug 21, 2001·44 cites·30 claims
- 1263US6618844B2Method for evaluating decoupling capacitor placement for VLSI chipsIBM·Filed 2001·Granted Sep 9, 2003·8 cites·19 claims
- 1362US6028989ACalculating crosstalk voltage from IC craftsman routing dataIBM·Filed 1998·Granted Feb 22, 2000·45 cites·12 claims
- 1460US6342823B1System and method for reducing calculation complexity of lossy, frequency-dependent transmission-line computationIBM·Filed 1998·Granted Jan 29, 2002·37 cites·6 claims
- 1560US6333680B1Method and system for characterizing coupling capacitance between integrated circuit interconnectsIBM·Filed 2000·Granted Dec 25, 2001·10 cites·18 claims
- 1659US7319946B2Method for on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniquesIBM·Filed 2002·Granted Jan 15, 2008·6 cites·5 claims
- 1757US7086026B2Decoupling capacitance analysis methodIBM·Filed 2003·Granted Aug 1, 2006·4 cites·4 claims
- 1853US6963204B2Method to include delta-I noise on chip using lossy transmission line representation for the power meshIBM·Filed 2004·Granted Nov 8, 2005·5 cites·29 claims
- 1951US6418401B1Efficient method for modeling three-dimensional interconnect structures for frequency-dependent crosstalk simulationIBM·Filed 1999·Granted Jul 9, 2002·24 cites·12 claims
- 2051US2006008788A1Method and system for work-embedded learning and group facilitation using a computer-delivery systemIBM·Filed 2004·Application pending·0 cites
- 2147US7006931B2System and method for efficient analysis of transmission linesIBM·Filed 2004·Granted Feb 28, 2006·3 cites·20 claims
- 2246US6460169B1Routing program method for positioning unit pins in a hierarchically designed VLSI chipIBM·Filed 1999·Granted Oct 1, 2002·18 cites·11 claims
- 2345US2009164183A1Methodology for Thermal Modeling of On-Chip Interconnects Based on Electromagnetic Simulation ToolsIBM·Filed 2008·Application pending·0 cites
- 2444US6374394B1Method to identify unit pins that are not optimally positioned in a hierarchically designed VLSI chipIBM·Filed 1999·Granted Apr 16, 2002·16 cites·11 claims
- 2542US10467372B2Implementing automated identification of optimal sense point and sector locations in various on-chip linear voltage regulator designsIBM·Filed 2017·Granted Nov 5, 2019·0 cites·18 claims
- 2641US6415428B1Minimal length method for positioning unit pins in a hierarchically designed VLSI chipIBM·Filed 1999·Granted Jul 2, 2002·13 cites·13 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →