Inventor · disambiguated record
Mario Larouche
Also filed as: LAROUCHE MARIO
12 granted patents·2 pending applications·293 citations·filing 2003–2015
91Inventor score
Top patents by PatentIndex Score
14 records- 0196US7827510B1Enhanced hardware debugging with embedded FPGAS in a hardware description languageSYNOPSYS INC·Filed 2007·Granted Nov 2, 2010·88 cites·45 claims
- 0295US7240303B1Hardware/software co-debugging in a hardware description languageSYNPLICITY INC·Filed 2003·Granted Jul 3, 2007·132 cites·57 claims
- 0394US7213216B2Method and system for debugging using replicated logic and trigger logicSYNPLICITY INC·Filed 2005·Granted May 1, 2007·26 cites·15 claims
- 0484US7398445B2Method and system for debug and test using replicated logicSYNPLICITY INC·Filed 2005·Granted Jul 8, 2008·13 cites·19 claims
- 0580US7908574B2Techniques for use with automated circuit design and simulationsSYNOPSYS INC·Filed 2008·Granted Mar 15, 2011·11 cites·28 claims
- 0675US7904859B2Method and apparatus for determining a phase relationship between asynchronous clock signalsSYNOPSYS INC·Filed 2008·Granted Mar 8, 2011·7 cites·20 claims
- 0770US10382417B2Secure protocol for chip authenticationMENTOR GRAPHICS CORP·Filed 2015·Granted Aug 13, 2019·2 cites·20 claims
- 0870US7984400B2Techniques for use with automated circuit design and simulationsSYNOPSYS INC·Filed 2008·Granted Jul 19, 2011·5 cites·40 claims
- 0968US8756557B2Techniques for use with automated circuit design and simulationsNG CHUN KIT·Filed 2008·Granted Jun 17, 2014·5 cites·49 claims
- 1068US7962869B2Method and system for debug and test using replicated logicSYNOPSYS INC·Filed 2008·Granted Jun 14, 2011·4 cites·20 claims
- 1148US2017132434A1Measure variation tolerant physical unclonable function deviceMENTOR GRAPHICS CORP·Filed 2015·Application pending·0 cites
- 1246US7107570B1Method and system for user-defined triggering logic in a hardware description languageSYNPLICITY INC·Filed 2004·Granted Sep 12, 2006·0 cites·22 claims
- 1342US2013014074A1Incremental Modification of Instrumentation LogicLAROUCHE MARIO·Filed 2012·Application pending·0 cites
- 1441US8205186B1Incremental modification of instrumentation logicLAROUCHE MARIO·Filed 2006·Granted Jun 19, 2012·0 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →