Inventor · disambiguated record
Frank Gasparik
Also filed as: GASPARIK FRANK
19 granted patents·677 citations·filing 1979–2002
96Inventor score
Top patents by PatentIndex Score
19 records- 0189US6483354B1PCI-X driver controlLSI LOGIC CORP·Filed 2001·Granted Nov 19, 2002·40 cites·45 claims
- 0288US5801564AReduced skew differential receiverSYMBIOS INC·Filed 1996·Granted Sep 1, 1998·70 cites·30 claims
- 0385US5491429AApparatus for reducing current consumption in a CMOS inverter circuitAT & T GLOBAL INF SOLUTION·Filed 1994·Granted Feb 13, 1996·41 cites·2 claims
- 0479US6560716B1System for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unitLSI LOGIC CORP·Filed 1999·Granted May 6, 2003·106 cites·26 claims
- 0579US5477198AExtendible-range voltage controlled oscillatorAT & T GLOBAL INF SOLUTION·Filed 1994·Granted Dec 19, 1995·30 cites·12 claims
- 0676US5977797AMethod and apparatus for transferring data on a voltage biased data lineLSI LOGIC CORP·Filed 1997·Granted Nov 2, 1999·73 cites·15 claims
- 0775US5608390ASynchronous telemetry channelAT & T GLOBAL INF SOLUTION·Filed 1994·Granted Mar 4, 1997·63 cites·3 claims
- 0873US7093041B2Dual purpose PCI-X DDR configurable terminator/driverLSI LOGIC CORP·Filed 2001·Granted Aug 15, 2006·18 cites·21 claims
- 0969US6643324B1Pad cell circuit-integrated, differential-signal equalization receiver for integrated circuit and method of boosting and equalizing high frequency differential signalsLSI LOGIC CORP·Filed 2000·Granted Nov 4, 2003·14 cites·24 claims
- 1068US6647027B1Method and apparatus for multi-channel data delay equalizationLSI LOGIC CORP·Filed 1999·Granted Nov 11, 2003·62 cites·66 claims
- 1164US6157974AHot plugging system which precharging data signal pins to the reference voltage that was generated from voltage detected on the operating mode signal conductor in the busLSI LOGIC CORP·Filed 1997·Granted Dec 5, 2000·43 cites·27 claims
- 1263US5777509AApparatus and method for generating a current with a positive temperature coefficientSYMBIOS LOGIC INC·Filed 1996·Granted Jul 7, 1998·19 cites·20 claims
- 1359US4250460ASlew rate controlHARRIS CORP·Filed 1979·Granted Feb 10, 1981·8 cites·8 claims
- 1455US6774730B2Power rails glitch noise insensitive charge pumpLSI LOGIC CORP·Filed 2001·Granted Aug 10, 2004·8 cites·21 claims
- 1555US6072943AIntegrated bus controller and terminating chipLSI LOGIC CORP·Filed 1997·Granted Jun 6, 2000·32 cites·15 claims
- 1650US6730862B1Erase feature in pen-based computingLSI LOGIC CORP·Filed 1995·Granted May 4, 2004·23 cites·26 claims
- 1749US6084424AAdjustable biasing voltage for a bus line and associated methodLSI LOGIC CORP·Filed 1997·Granted Jul 4, 2000·23 cites·17 claims
- 1846US6871249B2PCI-X 2.0 receiver with initial offset for biased idle transmission lineLSI LOGIC CORP·Filed 2002·Granted Mar 22, 2005·0 cites·21 claims
- 1932US6483879B1Compensating for initial signal interference exhibited by differential transmission linesLSI LOGIC CORP·Filed 1999·Granted Nov 19, 2002·4 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →