Inventor · disambiguated record
Nagaraju N. Kodalapura
Also filed as: KODALAPURA NAGARAJU N
5 granted patents·1 pending application·26 citations·filing 2003–2021
75Inventor score
Files withINTEL CORP6
Top patents by PatentIndex Score
6 records- 0191US10116436B1Techniques for preventing memory timing attacksINTEL CORP·Filed 2017·Granted Oct 30, 2018·17 cites·25 claims
- 0287US11144468B2Hardware based technique to prevent critical fine-grained cache side-channel attacksINTEL CORP·Filed 2018·Granted Oct 12, 2021·7 cites·25 claims
- 0377US11121853B2Techniques for preventing memory timing attacksINTEL CORP·Filed 2018·Granted Sep 14, 2021·2 cites·25 claims
- 0464US11777705B2Techniques for preventing memory timing attacksINTEL CORP·Filed 2021·Granted Oct 3, 2023·0 cites·22 claims
- 0538US2005071812A1Combined emulation and simulation debugging techniquesINTEL CORP·Filed 2003·Application pending·0 cites
- 0632US10318440B2Mapping security policy group registersINTEL CORP·Filed 2016·Granted Jun 11, 2019·0 cites·18 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →