Inventor · disambiguated record
Jan-Willem Van De Waerdt
Also filed as: VAN DE WAERDT JAN-WILLEM
24 granted patents·6 pending applications·168 citations·filing 2001–2021
95Inventor score
Files withCYPRESS SEMICONDUCTOR CORP7NXP BV7KONINKL PHILIPS ELECTRONICS NV4VAN DE WAERDT JAN-WILLEM3PARADE TECHNOLOGIES LTD2
Top patents by PatentIndex Score
30 records- 0189US8780065B2Interface and synchronization method between touch controller and display driver for operation with touch integrated displaysRIBEIRO MILTON·Filed 2012·Granted Jul 15, 2014·25 cites·20 claims
- 0280US6643739B2Cache way prediction based on instruction base registerKONINKL PHILIPS ELECTRONICS NV·Filed 2001·Granted Nov 4, 2003·31 cites·13 claims
- 0379US8732409B2Cache management policy and corresponding deviceVAN DER WOLF PIETER·Filed 2009·Granted May 20, 2014·13 cites·24 claims
- 0478US11023025B2Microcontroller energy profilerCYPRESS SEMICONDUCTOR CORP·Filed 2017·Granted Jun 1, 2021·2 cites·21 claims
- 0578US10691838B2Encryption for XIP and MMIO external memoriesCYPRESS SEMICONDUCTOR CORP·Filed 2018·Granted Jun 23, 2020·2 cites·20 claims
- 0678US7406569B2Instruction cache way prediction for jump targetsNXP BV·Filed 2002·Granted Jul 29, 2008·27 cites·20 claims
- 0775US6760818B2Memory region based data pre-fetchingKONINKL PHILIPS ELECTRONICS NV·Filed 2002·Granted Jul 6, 2004·21 cites·20 claims
- 0873US10169618B2Encryption method for execute-in-place memoriesCYPRESS SEMICONDUCTOR CORP·Filed 2014·Granted Jan 1, 2019·3 cites·13 claims
- 0971US10192062B2Encryption for XIP and MMIO external memoriesCYPRESS SEMICONDUCTOR CORP·Filed 2017·Granted Jan 29, 2019·1 cites·20 claims
- 1068US8379715B2System and method for video compression using non-linear quantization and modular arithmetic computationNXP BV·Filed 2009·Granted Feb 19, 2013·2 cites·17 claims
- 1166US6678792B2Fast and accurate cache way selectionKONINKL PHILIPS ELECTRONICS NV·Filed 2001·Granted Jan 13, 2004·12 cites·20 claims
- 1265US8418092B2Source-synchronous data link for system-on-chip designBASTO CARLOS·Filed 2008·Granted Apr 9, 2013·6 cites·18 claims
- 1365US7162588B2Processor prefetch to match memory bus protocol characteristicsKONINKL PHILIPS ELECTRONICS NV·Filed 2002·Granted Jan 9, 2007·11 cites·26 claims
- 1464US11934245B2Microcontroller energy profilerCYPRESS SEMICONDUCTOR CORP·Filed 2021·Granted Mar 19, 2024·0 cites·23 claims
- 1561US9342196B2Hardware accelerator for touchscreen data processingPARADE TECHNOLOGIES LTD·Filed 2013·Granted May 17, 2016·1 cites·12 claims
- 1661US8607026B2Translation lookaside bufferSTRAVERS PAULUS·Filed 2011·Granted Dec 10, 2013·3 cites·18 claims
- 1755US8959500B2Pipelined processor and compiler/scheduler for variable number branch delay slotsVAN DE WAERDT JAN-WILLEM·Filed 2007·Granted Feb 17, 2015·2 cites·21 claims
- 1854US9104284B2Interface and synchronization method between touch controller and display driver for operation with touch integrated displaysCYPRESS SEMICONDUCTOR CORP·Filed 2014·Granted Aug 11, 2015·0 cites·20 claims
- 1951US8239631B2System and method for replacing data in a cacheVAN DE WAERDT JAN-WILLEM·Filed 2009·Granted Aug 7, 2012·0 cites·20 claims
- 2047US9377909B2Touchscreen data processingPARADE TECHNOLOGIES LTD·Filed 2013·Granted Jun 28, 2016·0 cites·15 claims
- 2147US2010077151A1Hardware triggered data cache line pre-allocationNXP BV·Filed 2008·Application pending·0 cites
- 2246US7353337B2Reducing cache effects of certain code piecesNXP BV·Filed 2004·Granted Apr 1, 2008·4 cites·34 claims
- 2346US2010005274A1Virtual functional units for vliw processorsNXP BV·Filed 2007·Application pending·0 cites
- 2445US11416421B2Context-based protection systemCYPRESS SEMICONDUCTOR CORP·Filed 2017·Granted Aug 16, 2022·0 cites·18 claims
- 2543US7975093B2Cache with high access store bandwidthNXP BV·Filed 2006·Granted Jul 5, 2011·0 cites·6 claims
- 2642US2009217004A1Cache with prefetchKONINKLIIJKE PHILLIPS ELECTRON·Filed 2005·Application pending·0 cites
- 2742US2004030835A1Efficient cache organization for way-associativity and high refill and copy-back bandwidthFiled 2002·Application pending·0 cites
- 2840US7221612B2SDRAM address mapping optimized for two-dimensional accessNXP BV·Filed 2003·Granted May 22, 2007·2 cites·17 claims
- 2940US2006059311A1Using a cache miss pattern to address a stride prediction tableVAN DE WAERDT JAN-WILLEM·Filed 2003·Application pending·0 cites
- 3034US2004054867A1Translation lookaside bufferFiled 2002·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →