Inventor · disambiguated record
David Samuel Goldman
Also filed as: GOLDMAN DAVID · GOLDMAN DAVID S · GOLDMAN DAVID SAMUEL
16 granted patents·139 citations·filing 1991–2022
93Inventor score
Top patents by PatentIndex Score
16 records- 0194US8635571B1Integrating multiple FPGA designs by merging configuration settingsALTERA CORP·Filed 2012·Granted Jan 21, 2014·23 cites·16 claims
- 0289US9032343B1Integrating multiple FPGA designs by merging configuration settingsALTERA CORP·Filed 2013·Granted May 12, 2015·11 cites·21 claims
- 0388US8296704B1Method and apparatus for simultaneous switching noise optimizationKIPPER MICHAEL HOWARD·Filed 2010·Granted Oct 23, 2012·14 cites·20 claims
- 0487US8813013B2Partitioning designs to facilitate certificationALTERA CORP·Filed 2013·Granted Aug 19, 2014·10 cites·17 claims
- 0580US10242146B2Method and apparatus for placing and routing partial reconfiguration modulesALTERA CORP·Filed 2016·Granted Mar 26, 2019·2 cites·18 claims
- 0678US9361421B2Method and apparatus for placing and routing partial reconfiguration modulesALTERA CORP·Filed 2014·Granted Jun 7, 2016·3 cites·19 claims
- 0777US5398529ATamper-resistant lockFiled 1992·Granted Mar 21, 1995·46 cites·19 claims
- 0874US9111060B2Partitioning designs to facilitate certificationALTERA CORP·Filed 2014·Granted Aug 18, 2015·3 cites·20 claims
- 0970US8671377B2Method and apparatus for placement and routing of partial reconfiguration modulesGOLDMAN DAVID SAMUEL·Filed 2011·Granted Mar 11, 2014·2 cites·14 claims
- 1070US8434044B1Specifying placement and routing constraints for security and redundancyGOLDMAN DAVID SAMUEL·Filed 2010·Granted Apr 30, 2013·4 cites·19 claims
- 1168US12265772B2Integrated circuit with peek and poke protection circuitry for multi-tenant usage modelINTEL CORP·Filed 2022·Granted Apr 1, 2025·0 cites·20 claims
- 1268US8627254B2Method and apparatus for simultaneous switching noise optimizationKIPPER MICHAEL HOWARD·Filed 2012·Granted Jan 7, 2014·2 cites·20 claims
- 1366US8356358B2Preventing information leakage between components on a programmable chip in the presence of faultsALTERA CORP·Filed 2009·Granted Jan 15, 2013·3 cites·20 claims
- 1461US11562101B2On-device bitstream validationINTEL CORP·Filed 2018·Granted Jan 24, 2023·1 cites·21 claims
- 1558US11379645B2Integrated circuit with peek and poke protection circuitry for a multi-tenant usage modelINTEL CORP·Filed 2017·Granted Jul 5, 2022·0 cites·20 claims
- 1645US5101646ATamper-resistant lockGOLDMAN DAVID S·Filed 1991·Granted Apr 7, 1992·15 cites·14 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →