Inventor · disambiguated record
Mikhail Bershteyn
Also filed as: BERSHTEYN MIKHAIL
19 granted patents·5 pending applications·1,126 citations·filing 1993–2024
95Inventor score
Files withSYNOPSYS INC8QUICKTURN DESIGN SYSTEMS INC6BERSHTEYN MIKHAIL4CADENCE DESIGN SYSTEMS INC2MITSUBISHI ELECTRIC INF TECH1
Top patents by PatentIndex Score
24 records- 0198US6732068B2Memory circuit for use in hardware emulation systemQUICKTURN DESIGN SYSTEMS INC·Filed 2001·Granted May 4, 2004·273 cites·4 claims
- 0298US5960191AEmulation system with time-multiplexed interconnectQUICKTURN DESIGN SYSTEMS INC·Filed 1997·Granted Sep 28, 1999·169 cites·25 claims
- 0397US6377912B1Emulation system with time-multiplexed interconnectQUICKTURN DESIGN SYSTEMS INC·Filed 1999·Granted Apr 23, 2002·153 cites·45 claims
- 0490US5414716AWeighting system for testing of circuits utilizing determination of undetected faultsMITSUBISHI ELECTRONIC RESEARCH·Filed 1993·Granted May 9, 1995·96 cites·5 claims
- 0589US5841967AMethod and apparatus for design verification using emulation and simulationQUICKTURN DESIGN SYSTEMS INC·Filed 1996·Granted Nov 24, 1998·134 cites·70 claims
- 0687US7739097B2Emulation system with time-multiplexed interconnectQUICKTURN DESIGN SYSTEMS INC·Filed 2002·Granted Jun 15, 2010·26 cites·17 claims
- 0785US8743735B1Emulation system for verifying a network deviceBERSHTEYN MIKHAIL·Filed 2012·Granted Jun 3, 2014·17 cites·24 claims
- 0885US6058492AMethod and apparatus for design verification using emulation and simulationQUICKTURN DESIGN SYSTEMS INC·Filed 1998·Granted May 2, 2000·102 cites·7 claims
- 0983US5485471ASystem for testing of digital integrated circuitsMITSUBISHI ELECTRIC RESEARCH L·Filed 1993·Granted Jan 16, 1996·52 cites·9 claims
- 1078US5678028AHardware-software debugger using simulation speed enhancing techniques including skipping unnecessary bus cycles, avoiding instruction fetch simulation, eliminating the need for explicit clock pulse generation and caching results of instruction decodingMITSUBISHI ELECTRIC INF TECH·Filed 1994·Granted Oct 14, 1997·91 cites·3 claims
- 1176US8959010B1Emulation system with improved reliability of interconnect and a method for programming such interconnectBERSHTEYN MIKHAIL·Filed 2011·Granted Feb 17, 2015·5 cites·21 claims
- 1266US7908465B1Hardware emulator having a selectable write-back processor unitCADENCE DESIGN SYSTEMS INC·Filed 2006·Granted Mar 15, 2011·3 cites·20 claims
- 1365US8027828B2Method and apparatus for synchronizing processors in a hardware emulation systemCADENCE DESIGN SYSTEMS INC·Filed 2006·Granted Sep 27, 2011·3 cites·15 claims
- 1461US8612201B2Hardware emulation system having a heterogeneous cluster of processorsBERSHTEYN MIKHAIL·Filed 2006·Granted Dec 17, 2013·2 cites·13 claims
- 1559US2005027647A1Method for prepayment of mortgage held at below market interest rateFiled 2003·Application pending·0 cites
- 1653US12437134B2Deterministic netlist transformations in a multi-processor parallel computing systemSYNOPSYS INC·Filed 2022·Granted Oct 7, 2025·0 cites·20 claims
- 1751US12265122B1Memory profiler for emulationSYNOPSYS INC·Filed 2022·Granted Apr 1, 2025·0 cites·20 claims
- 1849US12340155B2Detecting instability in combinational loops in electronic circuit designsSYNOPSYS INC·Filed 2022·Granted Jun 24, 2025·0 cites·20 claims
- 1948US2024394450A1Independent emulation of separate portions of integrated circuit designSYNOPSYS INC·Filed 2023·Application pending·0 cites
- 2047US12340157B2Non-functional loopback-paths removal from IO-pads using logic replicationSYNOPSYS INC·Filed 2022·Granted Jun 24, 2025·0 cites·20 claims
- 2147US2025265398A1Mitigating effects of cyclic timing paths within a circuit designSYNOPSYS INC·Filed 2024·Application pending·0 cites
- 2246US8468009B1Hardware emulation unit having a shadow processorBERSHTEYN MIKHAIL·Filed 2006·Granted Jun 18, 2013·0 cites·17 claims
- 2345US2024330548A1Dynamic control of circuit design emulationSYNOPSYS INC·Filed 2023·Application pending·0 cites
- 2441US2018004877A1Method and Apparatus for Collecting Signal Values in FPGA Based Emulation MachineSYNOPSYS INC·Filed 2017·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →