Inventor · disambiguated record
Nga-Ching Wong
Also filed as: WONG NGA-CHING · WONG NGA-CHING ALAN
12 granted patents·1 pending application·135 citations·filing 2001–2007
91Inventor score
Top patents by PatentIndex Score
13 records- 0184US7011998B1High voltage transistor scaling tilt ion implant methodADVANCED MICRO DEVICES INC·Filed 2004·Granted Mar 14, 2006·30 cites·12 claims
- 0282US6958272B2Pocket implant for complementary bit disturb improvement and charging improvement of SONOS memory cellADVANCED MICRO DEVICES INC·Filed 2004·Granted Oct 25, 2005·27 cites·23 claims
- 0371US7023740B1Substrate bias for programming non-volatile memoryADVANCED MICRO DEVICES INC·Filed 2004·Granted Apr 4, 2006·18 cites·13 claims
- 0470US6908816B1Method for forming a dielectric spacer in a non-volatile memory deviceADVANCED MICRO DEVICES INC·Filed 2003·Granted Jun 21, 2005·15 cites·10 claims
- 0567US7151292B1Dielectric memory cell structure with counter doped channel regionSPANSION LLC·Filed 2003·Granted Dec 19, 2006·14 cites·20 claims
- 0666US7176113B1LDC implant for mirrorbit to improve Vt roll-off and form sharper junctionSPANSION LLC·Filed 2004·Granted Feb 13, 2007·12 cites·25 claims
- 0758US7067381B1Structure and method to reduce drain induced barrier loweringADVANCED MICRO DEVICES INC·Filed 2003·Granted Jun 27, 2006·6 cites·17 claims
- 0853US7232729B1Method for manufacturing a double bitline implantSPANSION LLC·Filed 2003·Granted Jun 19, 2007·4 cites·12 claims
- 0951US7208382B1Semiconductor device with high conductivity region using shallow trenchADVANCED MICRO DEVICES INC·Filed 2002·Granted Apr 24, 2007·4 cites·14 claims
- 1051US6475816B1Method for measuring source and drain junction depth in silicon on insulator technologyADVANCED MICRO DEVICES INC·Filed 2001·Granted Nov 5, 2002·3 cites·9 claims
- 1147US7049188B2Lateral doped channelADVANCED MICRO DEVICES INC·Filed 2002·Granted May 23, 2006·1 cites·5 claims
- 1246US2007166938A1Semiconductor device with high conductivity region using shallow trenchADVANCED MICRO DEVICES INC·Filed 2007·Application pending·0 cites
- 1342US6833297B1Method for reducing drain induced barrier lowering in a memory deviceADVANCED MICRO DEVICES INC·Filed 2002·Granted Dec 21, 2004·1 cites·8 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →