Inventor · disambiguated record
Ronald George Dreslinski
Also filed as: DRESLINSKI JR RONALD · DRESLINSKI JR RONALD G · DRESLINSKI JR RONALD GEORGE · DRESLINSKI RONALD
9 granted patents·4 pending applications·84 citations·filing 2008–2024
86Inventor score
Files withUNIV MICHIGAN REGENTS6ADVANCED RISC MACH LTD2UNIV MICHIGAN2DRESLINSKI JR RONALD GEORGE1SATPATHY SUDHIR KUMAR1
Top patents by PatentIndex Score
13 records- 0189US8335122B2Cache memory system for a data processing apparatusDRESLINSKI JR RONALD GEORGE·Filed 2008·Granted Dec 18, 2012·34 cites·41 claims
- 0286US9514074B2Single cycle arbitration within an interconnectUNIV MICHIGAN REGENTS·Filed 2013·Granted Dec 6, 2016·10 cites·20 claims
- 0385US8825955B2Data processing apparatus having a cache configured to perform tag lookup and data access in parallel, and a method of operating the data processing apparatusSLEIMAN FAISSAL MOHAMAD·Filed 2012·Granted Sep 2, 2014·17 cites·19 claims
- 0484US8381155B1Vertical interconnect patterns in multi-layer integrated circuitsUNIV MICHIGAN·Filed 2011·Granted Feb 19, 2013·8 cites·26 claims
- 0579US8108585B2Crossbar circuitry and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2009·Granted Jan 31, 2012·10 cites·27 claims
- 0672US10409615B2Configurable arithmetic unitUNIV MICHIGAN REGENTS·Filed 2017·Granted Sep 10, 2019·2 cites·19 claims
- 0767US10002657B2Enhanced memory deviceUNIV MICHIGAN REGENTS·Filed 2016·Granted Jun 19, 2018·3 cites·16 claims
- 0861US12399946B1DRAM-RRAM hybrid memory system for recommendation modelsUNIV MICHIGAN REGENTS·Filed 2024·Granted Aug 26, 2025·0 cites·8 claims
- 0955US2025298744A1Scalable Graph-Based Approach To Accelerating Recommendation Model InferenceUNIV MICHIGAN REGENTS·Filed 2024·Application pending·0 cites
- 1054US10037295B2Apparatus and methods for generating a selection signal to perform an arbitration in a single cycle between multiple signal inputs having respective data to sendUNIV MICHIGAN REGENTS·Filed 2016·Granted Jul 31, 2018·0 cites·16 claims
- 1151US2009138890A1Contention management for a hardware transactional memoryADVANCED RISC MACH LTD·Filed 2008·Application pending·0 cites
- 1245US2015154045A1Contention management for a hardware transactional memoryADVANCED RISC MACH LTD·Filed 2015·Application pending·0 cites
- 1341US2013036270A1Data processing apparatus and method for powering down a cacheUNIV MICHIGAN·Filed 2011·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →