Inventor · disambiguated record
Friedrich Gunter Kurt Sendig
Also filed as: SENDIG FRIEDRICH · SENDIG FRIEDRICH GUNTER KURT
8 granted patents·49 citations·filing 2005–2019
83Inventor score
Technology areasG06F
Top patents by PatentIndex Score
8 records- 0191US7367006B1Hierarchical, rules-based, general property visualization and editing method and systemCADENCE DESIGN SYSTEMS INC·Filed 2005·Granted Apr 29, 2008·32 cites·43 claims
- 0290US10102324B2Reuse of extracted layout-dependent effects for circuit design using circuit stencilsSYNOPSYS INC·Filed 2017·Granted Oct 16, 2018·7 cites·21 claims
- 0389US10078715B2Integrated circuit design using generation and instantiation of circuit stencilsSYNOPSYS INC·Filed 2017·Granted Sep 18, 2018·7 cites·23 claims
- 0480US10521535B2Reuse of extracted layout-dependent effects for circuit design using circuit stencilsSYNOPSYS INC·Filed 2017·Granted Dec 31, 2019·2 cites·17 claims
- 0573US10380297B2Integrated circuit design using generation and instantiation of circuit stencilsSYNOPSYS INC·Filed 2017·Granted Aug 13, 2019·1 cites·20 claims
- 0655US10909300B2Creating and reusing customizable structured interconnectsSYNOPSYS INC·Filed 2019·Granted Feb 2, 2021·0 cites·20 claims
- 0750US10528696B2Creating and reusing customizable structured interconnectsSYNOPSYS INC·Filed 2017·Granted Jan 7, 2020·0 cites·16 claims
- 0835US10275560B2Placement of circuit elements in regions with customized placement gridsSYNOPSYS INC·Filed 2017·Granted Apr 30, 2019·0 cites·16 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →