Inventor · disambiguated record
Alan L. Herrmann
Also filed as: HERRMANN ALAN · HERRMANN ALAN L · HERRMANN ALAN LOUIS
20 granted patents·2,048 citations·filing 1991–2016
97Inventor score
Top patents by PatentIndex Score
20 records- 0199US6704889B2Enhanced embedded logic analyzerALTERA CORP·Filed 2002·Granted Mar 9, 2004·211 cites·18 claims
- 0297US6460148B2Enhanced embedded logic analyzerALTERA CORP·Filed 2001·Granted Oct 1, 2002·145 cites·12 claims
- 0396US6408432B1Apparatus and method for in-system programming of integrated circuits containing programmable elementsALTERA CORP·Filed 2000·Granted Jun 18, 2002·138 cites·4 claims
- 0496US6389558B1Embedded logic analyzer for a programmable logic deviceALTERA CORP·Filed 2000·Granted May 14, 2002·236 cites·27 claims
- 0596US6097211AConfiguration memory integrated circuitALTERA CORP·Filed 1997·Granted Aug 1, 2000·174 cites·27 claims
- 0695US6614259B2Configuration memory integrated circuitALTERA CORP·Filed 2001·Granted Sep 2, 2003·94 cites·37 claims
- 0795US6259271B1Configuration memory integrated circuitALTERA CORP·Filed 2000·Granted Jul 10, 2001·119 cites·9 claims
- 0895US6182247B1Embedded logic analyzer for a programmable logic deviceALTERA CORP·Filed 1997·Granted Jan 30, 2001·183 cites·51 claims
- 0994US6026226ALocal compilation in context within a design hierarchyALTERA CORP·Filed 1997·Granted Feb 15, 2000·157 cites·38 claims
- 1094US5200920AMethod for programming programmable elements in programmable devicesALTERA CORP·Filed 1991·Granted Apr 6, 1993·142 cites·30 claims
- 1193US6286114B1Enhanced embedded logic analyzerALTERA CORP·Filed 1998·Granted Sep 4, 2001·81 cites·20 claims
- 1290US8686753B1Partial reconfiguration and in-system debuggingHERRMANN ALAN LOUIS·Filed 2012·Granted Apr 1, 2014·13 cites·24 claims
- 1389US6134707AApparatus and method for in-system programming of integrated circuits containing programmable elementsALTERA CORP·Filed 1997·Granted Oct 17, 2000·133 cites·23 claims
- 1486US6247147B1Enhanced embedded logic analyzerALTERA CORP·Filed 1998·Granted Jun 12, 2001·154 cites·18 claims
- 1586US6031391AConfiguration memory integrated circuitALTERA CORP·Filed 1999·Granted Feb 29, 2000·49 cites·19 claims
- 1680US10242146B2Method and apparatus for placing and routing partial reconfiguration modulesALTERA CORP·Filed 2016·Granted Mar 26, 2019·2 cites·18 claims
- 1778US9361421B2Method and apparatus for placing and routing partial reconfiguration modulesALTERA CORP·Filed 2014·Granted Jun 7, 2016·3 cites·19 claims
- 1870US8671377B2Method and apparatus for placement and routing of partial reconfiguration modulesGOLDMAN DAVID SAMUEL·Filed 2011·Granted Mar 11, 2014·2 cites·14 claims
- 1962US7036046B2PLD debugging hubALTERA CORP·Filed 2002·Granted Apr 25, 2006·11 cites·23 claims
- 2061US9041431B1Partial reconfiguration and in-system debuggingALTERA CORP·Filed 2014·Granted May 26, 2015·1 cites·17 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →