Inventor · disambiguated record
Roger Golliver
Also filed as: GOLLIVER ROGER · GOLLIVER ROGER A
53 granted patents·4 pending applications·2,304 citations·filing 1995–2022
99Inventor score
Files withINTEL CORP40INST THE DEV OF EMERGING ARCHI7WIEDEMEIER JEFF3GOLLIVER ROGER1GREENFIELD MICHAEL R1
Top patents by PatentIndex Score
57 records- 0198US6633963B1Controlling access to multiple memory zones in an isolated execution environmentINTEL CORP·Filed 2000·Granted Oct 14, 2003·220 cites·44 claims
- 0298US6507904B1Executing isolated mode instructions in a secure system running in privilege ringsINTEL CORP·Filed 2000·Granted Jan 14, 2003·289 cites·56 claims
- 0397US6678825B1Controlling access to multiple isolated memories in an isolated execution environmentINTEL CORP·Filed 2000·Granted Jan 13, 2004·177 cites·40 claims
- 0493US9823850B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2017·Granted Nov 21, 2017·7 cites·20 claims
- 0593US7082615B1Protecting software environment in isolated executionINTEL CORP·Filed 2000·Granted Jul 25, 2006·78 cites·40 claims
- 0693US6760441B1Generating a key hieararchy for use in an isolated execution environmentINTEL CORP·Filed 2000·Granted Jul 6, 2004·92 cites·32 claims
- 0791US9361217B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2015·Granted Jun 7, 2016·6 cites·20 claims
- 0891US7013484B1Managing a secure environment using a chipset in isolated execution modeINTEL CORP·Filed 2000·Granted Mar 14, 2006·62 cites·34 claims
- 0991US6996710B1Platform and method for issuing and certifying a hardware-protected attestation keyINTEL CORP·Filed 2000·Granted Feb 7, 2006·74 cites·19 claims
- 1091US6990579B1Platform and method for remote attestation of a platformINTEL CORP·Filed 2000·Granted Jan 24, 2006·60 cites·35 claims
- 1190US10067680B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2017·Granted Sep 4, 2018·4 cites·20 claims
- 1290US7254707B2Platform and method for remote attestation of a platformINTEL CORP·Filed 2005·Granted Aug 7, 2007·20 cites·16 claims
- 1389US8996765B2Methods and apparatus to manage workload memory allocationGREENFIELD MICHAEL R·Filed 2011·Granted Mar 31, 2015·12 cites·30 claims
- 1489US6795905B1Controlling accesses to isolated memory using a memory controller for isolated executionINTEL CORP·Filed 2000·Granted Sep 21, 2004·58 cites·40 claims
- 1588US6754815B1Method and system for scrubbing an isolated area of memory after reset of a processor operating in isolated execution mode if a cleanup flag is setINTEL CORP·Filed 2000·Granted Jun 22, 2004·50 cites·52 claims
- 1688US6502117B2Data manipulation instruction for enhancing value and efficiency of complex arithmeticINTEL CORP·Filed 2001·Granted Dec 31, 2002·44 cites·23 claims
- 1786US8667042B2Functional unit for vector integer multiply add instructionWIEDEMEIER JEFF·Filed 2010·Granted Mar 4, 2014·13 cites·14 claims
- 1886US7013481B1Attestation key memory device and busINTEL CORP·Filed 2000·Granted Mar 14, 2006·44 cites·80 claims
- 1986US6934817B2Controlling access to multiple memory zones in an isolated execution environmentINTEL CORP·Filed 2003·Granted Aug 23, 2005·44 cites·36 claims
- 2086US6151669AMethods and apparatus for efficient control of floating-point status registerINST THE DEV OF EMERGING ARCHI·Filed 1998·Granted Nov 21, 2000·122 cites·31 claims
- 2185US10649662B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2018·Granted May 12, 2020·2 cites·25 claims
- 2285US7380278B2Protecting software environment in isolated executionINTEL CORP·Filed 2006·Granted May 27, 2008·12 cites·14 claims
- 2384US9141386B2Vector logical reduction operation implemented using swizzling on a semiconductor chipWIEDEMEIER JEFF·Filed 2010·Granted Sep 22, 2015·10 cites·16 claims
- 2484US6957332B1Managing a secure platform using a hierarchical executive architecture in isolated execution modeINTEL CORP·Filed 2000·Granted Oct 18, 2005·31 cites·78 claims
- 2582US11385793B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2020·Granted Jul 12, 2022·1 cites·32 claims
- 2682US7096497B2File checking using remote signing authority via a networkINTEL CORP·Filed 2001·Granted Aug 22, 2006·32 cites·26 claims
- 2782US6292886B1Scalar hardware for performing SIMD operationsINTEL CORP·Filed 1998·Granted Sep 18, 2001·107 cites·19 claims
- 2879US7194634B2Attestation key memory device and busINTEL CORP·Filed 2001·Granted Mar 20, 2007·27 cites·76 claims
- 2978US11822789B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2022·Granted Nov 21, 2023·0 cites·24 claims
- 3078US7085935B1Managing a secure environment using a chipset in isolated execution modeINTEL CORP·Filed 2000·Granted Aug 1, 2006·22 cites·53 claims
- 3178US6941458B1Managing a secure platform using a hierarchical executive architecture in isolated execution modeINTEL CORP·Filed 2000·Granted Sep 6, 2005·21 cites·44 claims
- 3277US6073210ASynchronization of weakly ordered write combining operations using a fencing mechanismINTEL CORP·Filed 1998·Granted Jun 6, 2000·76 cites·20 claims
- 3375US9612951B2Methods and apparatus to manage workload memory allocationINTEL CORP·Filed 2015·Granted Apr 4, 2017·1 cites·20 claims
- 3475US6272512B1Data manipulation instruction for enhancing value and efficiency of complex arithmeticINTEL CORP·Filed 1998·Granted Aug 7, 2001·57 cites·20 claims
- 3574US7073071B1Platform and method for generating and utilizing a protected audit logINTEL CORP·Filed 2000·Granted Jul 4, 2006·19 cites·25 claims
- 3674US6105047AMethod and apparatus for trading performance for precision when processing denormal numbers in a computer systemINTEL CORP·Filed 1998·Granted Aug 15, 2000·58 cites·21 claims
- 3773US6769058B1Resetting a processor in an isolated execution environmentINTEL CORP·Filed 2000·Granted Jul 27, 2004·18 cites·44 claims
- 3871US7111176B1Generating isolated bus cycles for isolated executionINTEL CORP·Filed 2000·Granted Sep 19, 2006·16 cites·40 claims
- 3971US7089418B1Managing accesses in a processor for isolated executionINTEL CORP·Filed 2000·Granted Aug 8, 2006·16 cites·22 claims
- 4065US9092213B2Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculationWIEDEMEIER JEFF·Filed 2010·Granted Jul 28, 2015·2 cites·19 claims
- 4165US6249798B1Method, apparatus and computer system for directly transferring and translating data between an integer processing unit and a floating point processing unitINST THE DEV OF EMERGING ARCHI·Filed 1996·Granted Jun 19, 2001·26 cites·30 claims
- 4261US6243734B1Computer product and method for sparse matricesINTEL CORP·Filed 1998·Granted Jun 5, 2001·39 cites·138 claims
- 4359US6378067B1Exception reporting architecture for SIMD-FP instructionsIDEA CORP·Filed 1998·Granted Apr 23, 2002·35 cites·17 claims
- 4457US9513976B2Providing extended memory semantics with atomic memory operationsGOLLIVER ROGER·Filed 2011·Granted Dec 6, 2016·1 cites·24 claims
- 4557US6321327B1Method for setting a bit associated with each component of packed floating-pint operand that is normalized in SIMD operationsINTEL CORP·Filed 1998·Granted Nov 20, 2001·32 cites·11 claims
- 4657US6185670B1System for reducing number of opcodes required in a processor using an instruction format including operation class code and operation selector code fieldsINTEL CORP·Filed 1998·Granted Feb 6, 2001·31 cites·21 claims
- 4756US5886915AMethod and apparatus for trading performance for precision when processing denormal numbers in a computer systemINTEL CORP·Filed 1995·Granted Mar 23, 1999·26 cites·16 claims
- 4853US5928356AMethod and apparatus for selectively controlling groups of registersINST THE DEV OF EMERGING ARCHI·Filed 1997·Granted Jul 27, 1999·27 cites·17 claims
- 4950US6370639B1Processor architecture having two or more floating-point status fieldsINST THE DEV OF EMERGING ARCHI·Filed 1998·Granted Apr 9, 2002·23 cites·43 claims
- 5049US2005188198A1Managing a secure platform using a hierarchical executive architecture in isolated execution modeFiled 2005·Application pending·0 cites
Showing the top 50 of 57 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →