Inventor · disambiguated record
Ephrem C. Wu
Also filed as: WU EPHREM · WU EPHREM C
43 granted patents·3 pending applications·664 citations·filing 2002–2024
98Inventor score
Top patents by PatentIndex Score
46 records- 0198US8546955B1Multi-die stack packageWU EPHREM C·Filed 2012·Granted Oct 1, 2013·259 cites·20 claims
- 0297US9858006B1Context driven memory circuitsXILINX INC·Filed 2015·Granted Jan 2, 2018·31 cites·19 claims
- 0397US8704384B2Stacked die assemblyWU EPHREM C·Filed 2012·Granted Apr 22, 2014·71 cites·20 claims
- 0496US8374050B2Multi-port memory using single-port memory cellsLSI CORP·Filed 2011·Granted Feb 12, 2013·40 cites·23 claims
- 0595US10346093B1Memory arrangement for tensor dataXILINX INC·Filed 2018·Granted Jul 9, 2019·17 cites·20 claims
- 0694US9779786B1Tensor operations and accelerationXILINX INC·Filed 2016·Granted Oct 3, 2017·72 cites·20 claims
- 0793US8514634B1Multi-protocol gearboxWU EPHREM C·Filed 2011·Granted Aug 20, 2013·20 cites·20 claims
- 0890US8352669B2Buffered crossbar switch systemLSI CORP·Filed 2009·Granted Jan 8, 2013·19 cites·13 claims
- 0987US8823133B2Interposer having an inductorJENKINS MICHAEL O·Filed 2011·Granted Sep 2, 2014·10 cites·6 claims
- 1086US11531869B1Neural-network poolingXILINX INC·Filed 2019·Granted Dec 20, 2022·6 cites·20 claims
- 1184US10673438B1Digital signal processing blockXILINX INC·Filed 2019·Granted Jun 2, 2020·6 cites·16 claims
- 1284US8473657B2High speed packet FIFO output buffers for switch fabric with speedupZHOU TING·Filed 2010·Granted Jun 25, 2013·8 cites·17 claims
- 1383US9460007B1Programmable hardware blocks for time-sharing arithmetic units using memory mapping of periodic functionsXILINX INC·Filed 2014·Granted Oct 4, 2016·7 cites·20 claims
- 1482US9666266B1Power control over memory cell arraysXILINX INC·Filed 2016·Granted May 30, 2017·6 cites·20 claims
- 1581US11429851B1Neural network controllerXILINX INC·Filed 2018·Granted Aug 30, 2022·4 cites·18 claims
- 1680US6807186B2Architectures for a single-stage grooming switchLSI LOGIC CORP·Filed 2002·Granted Oct 19, 2004·18 cites·61 claims
- 1778US9083340B1Memory matrixXILINX INC·Filed 2014·Granted Jul 14, 2015·4 cites·20 claims
- 1877US11132296B1Linear interpolator of tabulated functionsXILINX INC·Filed 2018·Granted Sep 28, 2021·2 cites·16 claims
- 1974US8503482B2Interconnects using self-timed time-division multiplexed busZHOU TING·Filed 2008·Granted Aug 6, 2013·7 cites·24 claims
- 2073US7349387B2Digital cross-connectWU EPHREM C·Filed 2003·Granted Mar 25, 2008·10 cites·34 claims
- 2172US7154887B2Non-blocking grooming switchLSI LOGIC CORP·Filed 2002·Granted Dec 26, 2006·18 cites·41 claims
- 2271US9153292B2Integrated circuit devices having memory and methods of implementing memory in an integrated circuit deviceXILINX INC·Filed 2013·Granted Oct 6, 2015·4 cites·20 claims
- 2370US7813415B2System for automatic bandwidth control of equalizer adaptation loopsLSI CORP·Filed 2007·Granted Oct 12, 2010·4 cites·20 claims
- 2469US7545205B2Low power on-chip global interconnectsLSI CORP·Filed 2007·Granted Jun 9, 2009·7 cites·20 claims
- 2567US8181147B2Parametric data-based process monitoring for adaptive body bias controlTANG ROBIN·Filed 2009·Granted May 15, 2012·6 cites·21 claims
- 2666US8243737B2High speed packet FIFO input buffers for switch fabric with speedup and retransmitZHOU TING·Filed 2010·Granted Aug 14, 2012·2 cites·19 claims
- 2765US12273668B2Multi-die non-blocking crossbar switchXILINX INC·Filed 2022·Granted Apr 8, 2025·0 cites·20 claims
- 2862US12511460B2Hardware acceleration of machine learning designsXILINX INC·Filed 2022·Granted Dec 30, 2025·0 cites·20 claims
- 2961US8417867B2Multichip module for communicationsWU EPHREM C·Filed 2010·Granted Apr 9, 2013·1 cites·18 claims
- 3060US8359466B2Security association prefetch for security protcol processingLSI CORP·Filed 2011·Granted Jan 22, 2013·1 cites·19 claims
- 3159US12147379B2Scalable acceleration of reentrant compute operationsXILINX INC·Filed 2022·Granted Nov 19, 2024·0 cites·20 claims
- 3259US8396985B2Packet sequence number tracking for an anti-replay windowWU EPHREM·Filed 2010·Granted Mar 12, 2013·2 cites·8 claims
- 3358US12481718B2Hardware acceleration of affine transformationsXILINX INC·Filed 2021·Granted Nov 25, 2025·0 cites·19 claims
- 3458US2025298861A1Acceleration unit configured for multi- dimensional block-scaled matricesXILINX INC·Filed 2024·Application pending·0 cites
- 3556US2024069511A1Instruction generation and programming model for a data processing array and microcontrollerXILINX INC·Filed 2022·Application pending·0 cites
- 3655US12159212B1Shared depthwise convolutionXILINX INC·Filed 2021·Granted Dec 3, 2024·0 cites·21 claims
- 3754US7430202B2System and method of tributary time-space switchingLSI CORP·Filed 2004·Granted Sep 30, 2008·2 cites·29 claims
- 3851US11429850B2Performing consecutive mac operations on a set of data using different kernels in a MAC circuitXILINX INC·Filed 2018·Granted Aug 30, 2022·0 cites·20 claims
- 3947US9378170B1Coding using a combinatorial number systemXILINX INC·Filed 2013·Granted Jun 28, 2016·0 cites·18 claims
- 4046US10141938B2Stacked columnar integrated circuitsXILINX INC·Filed 2016·Granted Nov 27, 2018·0 cites·20 claims
- 4145US11127442B2Data transfers between a memory and a distributed compute arrayXILINX INC·Filed 2019·Granted Sep 21, 2021·0 cites·20 claims
- 4245US7839885B2Connection memory for tributary time-space switchesLSI CORP·Filed 2005·Granted Nov 23, 2010·0 cites·25 claims
- 4342US9431095B1High-density integrated circuit memoryXILINX INC·Filed 2014·Granted Aug 30, 2016·0 cites·18 claims
- 4439US2007258478A1Methods and/or apparatus for link optimizationLSI LOGIC CORP·Filed 2006·Application pending·0 cites
- 4533US8611175B2Contention-free memory arrangementWU EPHREM C·Filed 2011·Granted Dec 17, 2013·0 cites·20 claims
- 4631US8438641B2Security protocol processing for anti-replay protectionVUKOVIC VOJISLAV·Filed 2010·Granted May 7, 2013·0 cites·13 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →